Received: by 2002:a05:6a10:9afc:0:0:0:0 with SMTP id t28csp329795pxm; Wed, 2 Mar 2022 16:32:51 -0800 (PST) X-Google-Smtp-Source: ABdhPJyQ3Hbi3Jr+F/Ht83MSHrXuaT+ZKs6vGq0inPmrHxe53XC7T6VdOl/d2BYkJtn7DU2l7+35 X-Received: by 2002:a62:1507:0:b0:4e1:5bc7:840b with SMTP id 7-20020a621507000000b004e15bc7840bmr36060995pfv.21.1646267571215; Wed, 02 Mar 2022 16:32:51 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1646267571; cv=none; d=google.com; s=arc-20160816; b=q8enT+TBLpD05A8YSAN0whJYd6y0WdYEHXf6WCC8skHMEWRQVRnI5s+68hgx9Ufd9b N8j5iLFU8929OcnJKEBEU/9UxoQYIbYGnFWoiytCK246BlGs2/H5m9XrlZlgGlOql1OB phkT2Dc3qlLYN+bp/eRJ8j1UYXbg9chhhLnxv3u9R4YrZlxh+HsB7mijgM5jbtOaI3zC 4Xs0C4PAdNnwg8G23VrDcbAk4e7nOCeUngkCNthT+gGr4AtZcCfXj5Udsywx/lqWahVH a3zYAnrW1JhX9b5sgA5SDHBmS8PzOQAAKXbIRpSBYxXTt4x7PdGEzJdMkbJkjaLZVirN 4n2g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:cc:to:subject :message-id:date:from:in-reply-to:references:mime-version :dkim-signature; bh=w/QeTGizctCe/lCvmDH1b/DvToPpxOQCqRpfxZuWv28=; b=05p6FRHl3IktlO0KbyTvCj/Z4/t2FRmnne9LOIs+Ts9y7U94eYw+udC8HiKp+0NXck RBrUybdq1f3+ExG86FD/smsXX1IGA/6w1mSXj9YjwM97Vs1RB7qg+3alHLrcKpqNf2kS 8YbuxYocgcedYp+fQ5+2O1gDQrTDaCzsBrBmnEhwkneF1kEmTRWARLjnc42NyYk3ewGu RG2wH6RUoST6bF2SemvMM/gVDi2sDC4cDYnvGnwsEz1wNi4HMMLsaKlz4flBSnap0z4f I7MIzb+5fIC89f4m9789l84e1XZy27ElectRpv/nuPAFqjBHFRi/zBALIo8QyU20VnbN l40w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@jms.id.au header.s=google header.b=afkxXKmP; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [23.128.96.19]) by mx.google.com with ESMTPS id x9-20020a170902820900b0014ff73c8222si483600pln.319.2022.03.02.16.32.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 02 Mar 2022 16:32:51 -0800 (PST) Received-SPF: softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) client-ip=23.128.96.19; Authentication-Results: mx.google.com; dkim=pass header.i=@jms.id.au header.s=google header.b=afkxXKmP; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 02B1C234000; Wed, 2 Mar 2022 15:43:03 -0800 (PST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229789AbiCBWvI (ORCPT + 99 others); Wed, 2 Mar 2022 17:51:08 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37782 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229821AbiCBWvG (ORCPT ); Wed, 2 Mar 2022 17:51:06 -0500 Received: from mail-qt1-x831.google.com (mail-qt1-x831.google.com [IPv6:2607:f8b0:4864:20::831]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7029863BC0; Wed, 2 Mar 2022 14:50:12 -0800 (PST) Received: by mail-qt1-x831.google.com with SMTP id bt3so3140090qtb.0; Wed, 02 Mar 2022 14:50:12 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jms.id.au; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc:content-transfer-encoding; bh=w/QeTGizctCe/lCvmDH1b/DvToPpxOQCqRpfxZuWv28=; b=afkxXKmP4vgQGD2EE5HprQH2X5UgEcVUkXVmApWi5dntSCUUp3EaVbVDV9STJR8z59 D5N0AieGgMKi3GyCkx2a8Ks2SsJ67PPkisdxWEQAXzqTvkVEz8JUwswyS6Dg/86N3JoF 88bjGJMQTFVAibzkb8Gj7zZaqx9EHHkREazbo= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc:content-transfer-encoding; bh=w/QeTGizctCe/lCvmDH1b/DvToPpxOQCqRpfxZuWv28=; b=X4aDWNzTC7Tx6oMlflXU/ad0daBAuiOKHqDssZgeGz1o2+2kEIl2WZbBOpry+346o0 bwyFPW/7x+hlAwtzhUKDzv0oIiUdOfS+A71+fLZxTHFNIj+m7QjNs9lVXR23h6JAAQD1 mMcxEeZTtPtJPBfznYABF3+YSZVD+USabRdYOtC15i3BdeLKseefewPzggmiuTYv00WE osPnA1cLMxTKTPaZM7fwFQ0ceRq9GGBm64juE3zY4I83puJJlcAmGP7sHZjQqoAppXpn 3Hk/txKOwIyKIJRPx5VvEVW/o2MG3H7wHDtketKbKkS83yNdL/dT19yhCrA5+JJDzkne FLcw== X-Gm-Message-State: AOAM533xZcBvdCaKa9mI5mFTQLwtwVBmC4R//n6zvT3aP8vfvMiZPVKn W4Ss2SctRcpSWOQNWRdnP6M/fLWbzrVNwzsvzOM= X-Received: by 2002:ac8:5b82:0:b0:2cf:232d:b1f8 with SMTP id a2-20020ac85b82000000b002cf232db1f8mr25803033qta.58.1646261351104; Wed, 02 Mar 2022 14:49:11 -0800 (PST) MIME-Version: 1.0 References: <20220302173114.927476-1-clg@kaod.org> <20220302173114.927476-11-clg@kaod.org> In-Reply-To: From: Joel Stanley Date: Wed, 2 Mar 2022 22:48:58 +0000 Message-ID: Subject: Re: [PATCH v2 10/10] ARM: dts: aspeed: Enable Dual SPI RX transfers To: =?UTF-8?Q?C=C3=A9dric_Le_Goater?= Cc: linux-spi@vger.kernel.org, linux-mtd , Mark Brown , Tudor Ambarus , Pratyush Yadav , Miquel Raynal , Richard Weinberger , Vignesh Raghavendra , linux-aspeed , Andrew Jeffery , Chin-Ting Kuo , devicetree , Rob Herring , Linux ARM , Linux Kernel Mailing List Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, 2 Mar 2022 at 22:45, Joel Stanley wrote: > > On Wed, 2 Mar 2022 at 17:31, C=C3=A9dric Le Goater wrote: > > > > All these controllers support at least Dual SPI. Update the DTs. > > > > Reviewed-by: Joel Stanley > > Signed-off-by: C=C3=A9dric Le Goater > > Thanks. I'll apply this to the aspeed tree now. > > Did you also have a patch to add a second flash chip to the AST2400 FMC? That was a reference to the discussion on the openbmc list with Tao. I was mistaken; the flash chips are there, but they lack the spi-max-frequency property. > > > --- > > arch/arm/boot/dts/aspeed-g4.dtsi | 6 ++++++ > > arch/arm/boot/dts/aspeed-g5.dtsi | 7 +++++++ > > arch/arm/boot/dts/aspeed-g6.dtsi | 8 ++++++++ > > 3 files changed, 21 insertions(+) > > > > diff --git a/arch/arm/boot/dts/aspeed-g4.dtsi b/arch/arm/boot/dts/aspee= d-g4.dtsi > > index 9ae67e83cf60..31e6569db97e 100644 > > --- a/arch/arm/boot/dts/aspeed-g4.dtsi > > +++ b/arch/arm/boot/dts/aspeed-g4.dtsi > > @@ -64,27 +64,32 @@ fmc: spi@1e620000 { > > flash@0 { > > reg =3D < 0 >; > > compatible =3D "jedec,spi-nor"; > > + spi-rx-bus-width =3D <2>; > > spi-max-frequency =3D <50000000>; > > status =3D "disabled"; > > }; > > flash@1 { > > reg =3D < 1 >; > > compatible =3D "jedec,spi-nor"; > > + spi-rx-bus-width =3D <2>; > > status =3D "disabled"; > > }; > > flash@2 { > > reg =3D < 2 >; > > compatible =3D "jedec,spi-nor"; > > + spi-rx-bus-width =3D <2>; > > status =3D "disabled"; > > }; > > flash@3 { > > reg =3D < 3 >; > > compatible =3D "jedec,spi-nor"; > > + spi-rx-bus-width =3D <2>; > > status =3D "disabled"; > > }; > > flash@4 { > > reg =3D < 4 >; > > compatible =3D "jedec,spi-nor"; > > + spi-rx-bus-width =3D <2>; > > status =3D "disabled"; > > }; > > }; > > @@ -100,6 +105,7 @@ flash@0 { > > reg =3D < 0 >; > > compatible =3D "jedec,spi-nor"; > > spi-max-frequency =3D <50000000>; > > + spi-rx-bus-width =3D <2>; > > status =3D "disabled"; > > }; > > }; > > diff --git a/arch/arm/boot/dts/aspeed-g5.dtsi b/arch/arm/boot/dts/aspee= d-g5.dtsi > > index c3e0a8e13c8a..29bf017899b6 100644 > > --- a/arch/arm/boot/dts/aspeed-g5.dtsi > > +++ b/arch/arm/boot/dts/aspeed-g5.dtsi > > @@ -66,18 +66,21 @@ flash@0 { > > reg =3D < 0 >; > > compatible =3D "jedec,spi-nor"; > > spi-max-frequency =3D <50000000>; > > + spi-rx-bus-width =3D <2>; > > status =3D "disabled"; > > }; > > flash@1 { > > reg =3D < 1 >; > > compatible =3D "jedec,spi-nor"; > > spi-max-frequency =3D <50000000>; > > + spi-rx-bus-width =3D <2>; > > status =3D "disabled"; > > }; > > flash@2 { > > reg =3D < 2 >; > > compatible =3D "jedec,spi-nor"; > > spi-max-frequency =3D <50000000>; > > + spi-rx-bus-width =3D <2>; > > status =3D "disabled"; > > }; > > }; > > @@ -93,12 +96,14 @@ flash@0 { > > reg =3D < 0 >; > > compatible =3D "jedec,spi-nor"; > > spi-max-frequency =3D <50000000>; > > + spi-rx-bus-width =3D <2>; > > status =3D "disabled"; > > }; > > flash@1 { > > reg =3D < 1 >; > > compatible =3D "jedec,spi-nor"; > > spi-max-frequency =3D <50000000>; > > + spi-rx-bus-width =3D <2>; > > status =3D "disabled"; > > }; > > }; > > @@ -114,12 +119,14 @@ flash@0 { > > reg =3D < 0 >; > > compatible =3D "jedec,spi-nor"; > > spi-max-frequency =3D <50000000>; > > + spi-rx-bus-width =3D <2>; > > status =3D "disabled"; > > }; > > flash@1 { > > reg =3D < 1 >; > > compatible =3D "jedec,spi-nor"; > > spi-max-frequency =3D <50000000>; > > + spi-rx-bus-width =3D <2>; > > status =3D "disabled"; > > }; > > }; > > diff --git a/arch/arm/boot/dts/aspeed-g6.dtsi b/arch/arm/boot/dts/aspee= d-g6.dtsi > > index 1ad05dde19d2..ce93c56a21a7 100644 > > --- a/arch/arm/boot/dts/aspeed-g6.dtsi > > +++ b/arch/arm/boot/dts/aspeed-g6.dtsi > > @@ -106,18 +106,21 @@ flash@0 { > > reg =3D < 0 >; > > compatible =3D "jedec,spi-nor"; > > spi-max-frequency =3D <50000000>; > > + spi-rx-bus-width =3D <2>; > > status =3D "disabled"; > > }; > > flash@1 { > > reg =3D < 1 >; > > compatible =3D "jedec,spi-nor"; > > spi-max-frequency =3D <50000000>; > > + spi-rx-bus-width =3D <2>; > > status =3D "disabled"; > > }; > > flash@2 { > > reg =3D < 2 >; > > compatible =3D "jedec,spi-nor"; > > spi-max-frequency =3D <50000000>; > > + spi-rx-bus-width =3D <2>; > > status =3D "disabled"; > > }; > > }; > > @@ -133,12 +136,14 @@ flash@0 { > > reg =3D < 0 >; > > compatible =3D "jedec,spi-nor"; > > spi-max-frequency =3D <50000000>; > > + spi-rx-bus-width =3D <2>; > > status =3D "disabled"; > > }; > > flash@1 { > > reg =3D < 1 >; > > compatible =3D "jedec,spi-nor"; > > spi-max-frequency =3D <50000000>; > > + spi-rx-bus-width =3D <2>; > > status =3D "disabled"; > > }; > > }; > > @@ -154,18 +159,21 @@ flash@0 { > > reg =3D < 0 >; > > compatible =3D "jedec,spi-nor"; > > spi-max-frequency =3D <50000000>; > > + spi-rx-bus-width =3D <2>; > > status =3D "disabled"; > > }; > > flash@1 { > > reg =3D < 1 >; > > compatible =3D "jedec,spi-nor"; > > spi-max-frequency =3D <50000000>; > > + spi-rx-bus-width =3D <2>; > > status =3D "disabled"; > > }; > > flash@2 { > > reg =3D < 2 >; > > compatible =3D "jedec,spi-nor"; > > spi-max-frequency =3D <50000000>; > > + spi-rx-bus-width =3D <2>; > > status =3D "disabled"; > > }; > > }; > > -- > > 2.34.1 > >