Received: by 2002:a05:6a10:9afc:0:0:0:0 with SMTP id t28csp1075776pxm; Thu, 3 Mar 2022 09:49:42 -0800 (PST) X-Google-Smtp-Source: ABdhPJzOs/4z2G02o6FQQgfMGwyYfnQrSB9OEDq2RjK5inBsEQ49Ro4hGUUgoRgy0dhSi82gMdXv X-Received: by 2002:a17:907:6218:b0:6d1:c74:1507 with SMTP id ms24-20020a170907621800b006d10c741507mr26963311ejc.670.1646329782312; Thu, 03 Mar 2022 09:49:42 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1646329782; cv=none; d=google.com; s=arc-20160816; b=Aq+sp30b/3QQOq1KIsPh2ZqqbJ9zilWQpse0yElEIrXlBWo8ylcI+qTcGHXjd+vGz5 Fb7N5F7EW5yalVCi/uRdCbFNXVoUmOChG76QSwlVgOUOE8kenutsZSAqOoDJrGZOitsa pWwdFxanCUiBbWnfChrLDv+YgUYOpRScush1XkSvirymcqci9I7SdBX2r1/4xMKJaaV4 3KRd8p4lvf+AV4SuZNoS/gdkkewQES13hb5SL3snVxUrQmH/b4ZgQh1O4yGy2P5A5wlP gN6ObHBmEkyXQL6IlT/klOCiaAfNZp8GLi6X+zpHyVGciSAhRbXnWBa01sjlh3c1Z7Qv DKZg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=BOHb81f6UjTpy/o++osD43lpaRTuWZcu/2E7PE6CXxA=; b=ref4z7fJUGLTI2ppiy7q/iPX7ZjBHGEiS/CmSVv32r+v5vhAl8Io1oiUIApuk+FQcE 4yHBtG/EOViR95boEMIRoqEhKgijzHdvk7qsRcs3OJ04aPo4wB362UMFKfAsW9qKWUwX XflwquUnJmT//rt46laaO3Xo6PqhTCWBYGEcQGpXOV5HN/qaFgo2THk30qFvwvuYzDut v52AKjv0wxGm2y/8dh1RjlWBAPhjZJP9dGrlSngpF0dP3ddVGWaLoromVrOZ9t1JHf/M NUgJ0v0aY3ZfUxSh4u4c6Nw4KHojAuclsrtbvEyAu8Il1y+wO0W771lFSVRuPBEZrhI5 wCCA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@walle.cc header.s=mail2016061301 header.b="abuUEQ/z"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id qf28-20020a1709077f1c00b006da92802dddsi1707634ejc.930.2022.03.03.09.49.17; Thu, 03 Mar 2022 09:49:42 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@walle.cc header.s=mail2016061301 header.b="abuUEQ/z"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234816AbiCCQEn (ORCPT + 99 others); Thu, 3 Mar 2022 11:04:43 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36384 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234748AbiCCQE1 (ORCPT ); Thu, 3 Mar 2022 11:04:27 -0500 Received: from ssl.serverraum.org (ssl.serverraum.org [IPv6:2a01:4f8:151:8464::1:2]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C4A58187B9C; Thu, 3 Mar 2022 08:03:41 -0800 (PST) Received: from mwalle01.kontron.local. (unknown [213.135.10.150]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange ECDHE (P-384) server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by ssl.serverraum.org (Postfix) with ESMTPSA id E47A3223F6; Thu, 3 Mar 2022 17:03:39 +0100 (CET) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=walle.cc; s=mail2016061301; t=1646323420; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=BOHb81f6UjTpy/o++osD43lpaRTuWZcu/2E7PE6CXxA=; b=abuUEQ/zGzluu5mT0ZzbVlfNgbdmEbU1+ftwK2a2CuMvWek5MqX7RGD3gKJbhydWzHmv0S DO2cf5V1DlYHeBfBRDJCRnKYetqf2ywawas5RqHrugybdeR2N1pVRxLbCiZ2AzGZzMhvck 97FlmFBGObbciyYoaVm+FCYAxUnCgs8= From: Michael Walle To: Kavyasree Kotagiri , Nicolas Ferre Cc: Arnd Bergmann , Olof Johansson , soc@kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Rob Herring , Krzysztof Kozlowski , Alexandre Belloni , Claudiu Beznea , Michael Walle Subject: [PATCH v1 5/6] ARM: dts: lan966x: add flexcom I2C nodes Date: Thu, 3 Mar 2022 17:03:22 +0100 Message-Id: <20220303160323.3316317-6-michael@walle.cc> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20220303160323.3316317-1-michael@walle.cc> References: <20220303160323.3316317-1-michael@walle.cc> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add all I2C nodes of the flexcom IP blocks. The driver supports FIFO, DMA or both combined. But the latter isn't working correctly. Thus, skip the fifo-size property for now. DMA is doing single byte reads in this case. Keep the nodes disabled by default. Signed-off-by: Michael Walle --- arch/arm/boot/dts/lan966x.dtsi | 65 ++++++++++++++++++++++++++++++++++ 1 file changed, 65 insertions(+) diff --git a/arch/arm/boot/dts/lan966x.dtsi b/arch/arm/boot/dts/lan966x.dtsi index 0616927f1bb1..c4aab7f65790 100644 --- a/arch/arm/boot/dts/lan966x.dtsi +++ b/arch/arm/boot/dts/lan966x.dtsi @@ -120,6 +120,19 @@ spi0: spi@400 { atmel,fifo-size = <32>; status = "disabled"; }; + + i2c0: i2c@600 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "microchip,sam9x60-i2c"; + reg = <0x600 0x200>; + interrupts = ; + dmas = <&dma0 AT91_XDMAC_DT_PERID(3)>, + <&dma0 AT91_XDMAC_DT_PERID(2)>; + dma-names = "tx", "rx"; + clocks = <&nic_clk>; + status = "disabled"; + }; }; flx1: flexcom@e0044000 { @@ -158,6 +171,19 @@ spi1: spi@400 { atmel,fifo-size = <32>; status = "disabled"; }; + + i2c1: i2c@600 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "microchip,sam9x60-i2c"; + reg = <0x600 0x200>; + interrupts = ; + dmas = <&dma0 AT91_XDMAC_DT_PERID(5)>, + <&dma0 AT91_XDMAC_DT_PERID(4)>; + dma-names = "tx", "rx"; + clocks = <&nic_clk>; + status = "disabled"; + }; }; trng: rng@e0048000 { @@ -213,6 +239,19 @@ spi2: spi@400 { atmel,fifo-size = <32>; status = "disabled"; }; + + i2c2: i2c@600 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "microchip,sam9x60-i2c"; + reg = <0x600 0x200>; + interrupts = ; + dmas = <&dma0 AT91_XDMAC_DT_PERID(7)>, + <&dma0 AT91_XDMAC_DT_PERID(6)>; + dma-names = "tx", "rx"; + clocks = <&nic_clk>; + status = "disabled"; + }; }; flx3: flexcom@e0064000 { @@ -251,6 +290,19 @@ spi3: spi@400 { atmel,fifo-size = <32>; status = "disabled"; }; + + i2c3: i2c@600 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "microchip,sam9x60-i2c"; + reg = <0x600 0x200>; + interrupts = ; + dmas = <&dma0 AT91_XDMAC_DT_PERID(9)>, + <&dma0 AT91_XDMAC_DT_PERID(8)>; + dma-names = "tx", "rx"; + clocks = <&nic_clk>; + status = "disabled"; + }; }; dma0: dma-controller@e0068000 { @@ -308,6 +360,19 @@ spi4: spi@400 { atmel,fifo-size = <32>; status = "disabled"; }; + + i2c4: i2c@600 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "microchip,sam9x60-i2c"; + reg = <0x600 0x200>; + interrupts = ; + dmas = <&dma0 AT91_XDMAC_DT_PERID(11)>, + <&dma0 AT91_XDMAC_DT_PERID(10)>; + dma-names = "tx", "rx"; + clocks = <&nic_clk>; + status = "disabled"; + }; }; timer0: timer@e008c000 { -- 2.30.2