Received: by 2002:a05:6a10:9afc:0:0:0:0 with SMTP id t28csp1107967pxm; Thu, 3 Mar 2022 10:26:06 -0800 (PST) X-Google-Smtp-Source: ABdhPJznSWjpei+yiKpENUjAGImDYyDFWSUKr411U4sbk4zpjxfg8ld4/4HXmSIHiaI0gO/ecror X-Received: by 2002:a17:90b:3504:b0:1bc:7bc8:bd4a with SMTP id ls4-20020a17090b350400b001bc7bc8bd4amr6719356pjb.226.1646331966684; Thu, 03 Mar 2022 10:26:06 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1646331966; cv=none; d=google.com; s=arc-20160816; b=ZhH7LbysffV79NToB0EbLJpBILvxyC+c/HJXp6MdwPdvgPI1vun7Au+797iDHP142A ZLb5y7sdi94s3bzYlBO6BUKxYJ5bq0gswIt2UIoq4+wIiVvKYf1NWXWr22ze/ctfb3tg pbx63rnKY2s7oCar0/LanFFTOovMEtZdnmuIA+snVK3pukZhT/kTyCsucRHIIm9ruDuW 1VQ6jZzijIJh7IzsbcO8SH5Ddr6a3nupeb0yixPTYZUOieQdu3gp7yX5gfzoVL70gZPq t7Cbg+rmcZ4ghwg4UBDAu4P2r+kmuHBsKXNofrZa/1YhdMGOltv5tYvFaqyIZnEw/8ip cSSQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=iFXEQ9bpa2qwjHSVEWYlqETOgXcSXZboSWvdCQL+/AI=; b=fmgBTT20noUWJew2znMS/1/zsUjBeMRWec0TG4Aczv4xg/xEnYEklamlTrHIYXQbU3 Ywx1r0hGH7i/nfx4IfJWlpScPD93PCkDy/E8juwOcemPMfaO0DucxVjf/8ZArhvGkAuf RW7foqZVJcA+L6rGjRIMcQbM/aHLdFfNT+x3xVMvZb+riKtIUaPLpG5A3lDonF3Hz/lc rco+Lfd1dDjLCj4RjwtzR33wFzFEfKkM+nA04c+9Rovl6j6/ZU8NgwpeL/a2aSWZKsCC CQF6Rdfqgd7kb2Ijjmh2u6b3ER/XgyL0XYp5CvnWsyEMcsR+KzB4AmBtOsRCGMmZzKdt YaNw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@walle.cc header.s=mail2016061301 header.b=gL4tmEZ8; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id q22-20020a056a00085600b004e13dee8101si3100850pfk.278.2022.03.03.10.25.50; Thu, 03 Mar 2022 10:26:06 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@walle.cc header.s=mail2016061301 header.b=gL4tmEZ8; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234784AbiCCQEf (ORCPT + 99 others); Thu, 3 Mar 2022 11:04:35 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36372 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234743AbiCCQE1 (ORCPT ); Thu, 3 Mar 2022 11:04:27 -0500 Received: from ssl.serverraum.org (ssl.serverraum.org [IPv6:2a01:4f8:151:8464::1:2]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 62466163D59; Thu, 3 Mar 2022 08:03:41 -0800 (PST) Received: from mwalle01.kontron.local. (unknown [213.135.10.150]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange ECDHE (P-384) server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by ssl.serverraum.org (Postfix) with ESMTPSA id 86757223F0; Thu, 3 Mar 2022 17:03:39 +0100 (CET) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=walle.cc; s=mail2016061301; t=1646323419; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=iFXEQ9bpa2qwjHSVEWYlqETOgXcSXZboSWvdCQL+/AI=; b=gL4tmEZ84cMEk5XZzI6PvZtwQfqDgJ4btJawjfsl5dzDDLMFb67ewDgxbMw84Pppn9voCs bQaCh0Sxrfb5FK2vOUaPw50iQkVkUpvsz9C2nOMF/gL4kMtbM+tYap/8qwr6/A71ZAXamD 06wIX9CklGtlV/ODFDoRKUWGvh8269U= From: Michael Walle To: Kavyasree Kotagiri , Nicolas Ferre Cc: Arnd Bergmann , Olof Johansson , soc@kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Rob Herring , Krzysztof Kozlowski , Alexandre Belloni , Claudiu Beznea , Michael Walle Subject: [PATCH v1 4/6] ARM: dts: lan966x: add flexcom SPI nodes Date: Thu, 3 Mar 2022 17:03:21 +0100 Message-Id: <20220303160323.3316317-5-michael@walle.cc> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20220303160323.3316317-1-michael@walle.cc> References: <20220303160323.3316317-1-michael@walle.cc> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add all the SPI nodes for the flexcom IP block. Keep them disabled by default. Signed-off-by: Michael Walle --- arch/arm/boot/dts/lan966x.dtsi | 75 ++++++++++++++++++++++++++++++++++ 1 file changed, 75 insertions(+) diff --git a/arch/arm/boot/dts/lan966x.dtsi b/arch/arm/boot/dts/lan966x.dtsi index bea69b6d2749..0616927f1bb1 100644 --- a/arch/arm/boot/dts/lan966x.dtsi +++ b/arch/arm/boot/dts/lan966x.dtsi @@ -105,6 +105,21 @@ usart0: serial@200 { atmel,fifo-size = <32>; status = "disabled"; }; + + spi0: spi@400 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "atmel,at91rm9200-spi"; + reg = <0x400 0x200>; + interrupts = ; + dmas = <&dma0 AT91_XDMAC_DT_PERID(3)>, + <&dma0 AT91_XDMAC_DT_PERID(2)>; + dma-names = "tx", "rx"; + clocks = <&nic_clk>; + clock-names = "spi_clk"; + atmel,fifo-size = <32>; + status = "disabled"; + }; }; flx1: flexcom@e0044000 { @@ -128,6 +143,21 @@ usart1: serial@200 { atmel,fifo-size = <32>; status = "disabled"; }; + + spi1: spi@400 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "atmel,at91rm9200-spi"; + reg = <0x400 0x200>; + interrupts = ; + dmas = <&dma0 AT91_XDMAC_DT_PERID(5)>, + <&dma0 AT91_XDMAC_DT_PERID(4)>; + dma-names = "tx", "rx"; + clocks = <&nic_clk>; + clock-names = "spi_clk"; + atmel,fifo-size = <32>; + status = "disabled"; + }; }; trng: rng@e0048000 { @@ -168,6 +198,21 @@ usart2: serial@200 { atmel,fifo-size = <32>; status = "disabled"; }; + + spi2: spi@400 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "atmel,at91rm9200-spi"; + reg = <0x400 0x200>; + interrupts = ; + dmas = <&dma0 AT91_XDMAC_DT_PERID(7)>, + <&dma0 AT91_XDMAC_DT_PERID(6)>; + dma-names = "tx", "rx"; + clocks = <&nic_clk>; + clock-names = "spi_clk"; + atmel,fifo-size = <32>; + status = "disabled"; + }; }; flx3: flexcom@e0064000 { @@ -191,6 +236,21 @@ usart3: serial@200 { atmel,fifo-size = <32>; status = "disabled"; }; + + spi3: spi@400 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "atmel,at91rm9200-spi"; + reg = <0x400 0x200>; + interrupts = ; + dmas = <&dma0 AT91_XDMAC_DT_PERID(9)>, + <&dma0 AT91_XDMAC_DT_PERID(8)>; + dma-names = "tx", "rx"; + clocks = <&nic_clk>; + clock-names = "spi_clk"; + atmel,fifo-size = <32>; + status = "disabled"; + }; }; dma0: dma-controller@e0068000 { @@ -233,6 +293,21 @@ usart4: serial@200 { atmel,fifo-size = <32>; status = "disabled"; }; + + spi4: spi@400 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "atmel,at91rm9200-spi"; + reg = <0x400 0x200>; + interrupts = ; + dmas = <&dma0 AT91_XDMAC_DT_PERID(11)>, + <&dma0 AT91_XDMAC_DT_PERID(10)>; + dma-names = "tx", "rx"; + clocks = <&nic_clk>; + clock-names = "spi_clk"; + atmel,fifo-size = <32>; + status = "disabled"; + }; }; timer0: timer@e008c000 { -- 2.30.2