Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Darren Hart <darren@os.amperecomputing.com>
To:     LKML <linux-kernel@vger.kernel.org>,
        Linux Arm <linux-arm-kernel@lists.infradead.org>
Cc:     Sudeep Holla <sudeep.holla@arm.com>,
        Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
        "Rafael J. Wysocki" <rafael@kernel.org>,
        Catalin Marinas <catalin.marinas@arm.com>,
        Will Deacon <will@kernel.org>,
        Peter Zijlstra <peterz@infradead.org>,
        Vincent Guittot <vincent.guittot@linaro.org>,
        Barry Song <song.bao.hua@hisilicon.com>,
        Valentin Schneider <valentin.schneider@arm.com>,
        "D . Scott Phillips" <scott@os.amperecomputing.com>,
        Ilkka Koskinen <ilkka@os.amperecomputing.com>,
        stable@vger.kernel.org
Subject: [PATCH v3] topology: make core_mask include at least cluster_siblings
Date:   Fri,  4 Mar 2022 09:01:36 -0800
Message-Id: <f1deaeabfd31fdf512ff6502f38186ef842c2b1f.1646413117.git.darren@os.amperecomputing.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?1ob9ql8Lkb5kqEZKAAOMRndlXB+EKO9IDhzOBQNWyQbj2QIVw6/sNaWXC1dw?=
 =?us-ascii?Q?F9TX/E7I12m+8FIl3yMAfUFtBCKxshJQWvvjaePpkXQN5ef3Vp0HluLD/nDa?=
 =?us-ascii?Q?IIiapytOBAkZ5h2nKemev2IpW2A4zne/9vf1rcOgBJIVSzfG3+0CKeajY74l?=
 =?us-ascii?Q?qbrYB8xNqdMiD1Qyk2GGDAIydkAIJAKI89DduCtT+Cr+ilsbRPbNN0c+VIX+?=
 =?us-ascii?Q?s0/VvtwEAZnuxjO+oEZ1IJ8DF+S8g8DMs76GxKw8BiP7bl5RUqwbbTggaugW?=
 =?us-ascii?Q?D627lE4LMDQPzMtmTc7ImNx3vYyMLJ/sj9d/506UL9KYceiA0zayFAyAcow7?=
 =?us-ascii?Q?MTFVFvYkT4SjwSdeHMkdeBbttlHqDjAbhvfUGcw3hTexQBlwQMMBoNiv6Hk4?=
 =?us-ascii?Q?Y86Q1i81TLhXbZzcfK+lGszex+pt9c+ql0fePLdo1dZBz6TpHgjDqvTyJ3UB?=
 =?us-ascii?Q?jNt7p/tMkc94wHTNFRkwiu7/N/PlDghjBVB/2QtttkpIrHZuiNUtY73T+keX?=
 =?us-ascii?Q?7TNkWyCMCCkAE3DTt6fmO3/CT8FnL+MiDrJGhUCkXUoVCnLk5jGOQ99rmNMk?=
 =?us-ascii?Q?9SfJ13ltnJ1oMjBs2ioOSYSLDeSUujvpNGUUIm5qBvIWwpPlEi+r38eEOt/G?=
 =?us-ascii?Q?0A6yni2n6kPn8gY04iRubqH8nPCMA2/sq0so9e7gL3c6+dZ8HPgz+BTnWrFW?=
 =?us-ascii?Q?v7VUdz/6zAbfVVwOyjJgquDYYCDeEWw0EoWyATZQlHAM0FMiSVM3gehiDns0?=
 =?us-ascii?Q?ikqPYpf+EL4SaEcgqbfIij6KOXVu60KN3wC6kDDqX2v8f99c/US51CAbGlaN?=
 =?us-ascii?Q?Q/LJsyuoCihZm3RxNkjxn9g9NZQ88hhcp4JRmxRmoEECuxNmNrh9bRQjvwir?=
 =?us-ascii?Q?uRL8dNjPhLTaEa+PK29j0mejSql+QL2XE/ypKlc/11NBMQTqxUpsKaZr0VPn?=
 =?us-ascii?Q?MgS9DN5A9OQL7kSn2cSc7XhfC0QslcT+AS3EwZdf0LArySpBZCi9TQhOTLHu?=
 =?us-ascii?Q?COTTVrcs1SEK+WgFwZAWn7EJWQpH1TKmwysF7WTqcai7naM16xW9uiP9Nrh8?=
 =?us-ascii?Q?sZoS+uYWDTxCT2Au8hVu7F8x9bCpPLlhvsfuWqfyqZwvsEd5S05N+oPBKwA2?=
 =?us-ascii?Q?0C1zGKvEO/DFRR7Mwekk/hmHaSInkPbbT2ttsw7qI0WgwplHlGi5fLGZzYBu?=
 =?us-ascii?Q?btu3zloYed5+EyqXcv7Djv1/v8aAjPTKUTbjupfn++jIjUreVOhT06CfVqcP?=
 =?us-ascii?Q?ovmZoqDbDGDfnZ/eOoVVmibgP4ekX0PNS7vcTFKDjlRQdOPaYTh8qZ77eYjJ?=
 =?us-ascii?Q?0rM8Q7JBFcUOUxcY7VfEoXlLg27d8qRMUlLrAN2z2CYPtT26CU5ryPoIKsas?=
 =?us-ascii?Q?BmGBzRTqcEp7t1ReKjs+Cd9eDa7Rbe5Hel377ZVq9jJPgYR+rlD4AX7f5xsm?=
 =?us-ascii?Q?3wXEINotQGyGuFWtsrNp26cr4lgzvEEWotKlTXCKFvHt7MKLz9wcW2j/vSor?=
 =?us-ascii?Q?gJ0lLT9A3Avs3KJW9FqXRWUI8JHA5jOJ8MQnen29MP4ElViMljy4N/rIJVbm?=
 =?us-ascii?Q?mjCdBXrZ5ylYUqTFpTiwd7bhZDsJpjEIANDaJpFr8eMxDfvZmCYLmEEE6xw0?=
 =?us-ascii?Q?THfnv2sdJ5FZDSa404iA3x5SRjxkls7YEXyH/OpZNifs+5gTiCagXO/bPcWv?=
 =?us-ascii?Q?69d5hCcuVZn6evqXCh0yNg4+J8gN3sXaY/iG6CGs2m+w04i/47W0xtovem/U?=
 =?us-ascii?Q?fLr75VIC/w=3D=3D?=
X-OriginatorOrg: os.amperecomputing.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 05718b07-81c6-4cce-6252-08d9fe00b642
X-MS-Exchange-CrossTenant-AuthSource: SA0PR01MB6329.prod.exchangelabs.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 04 Mar 2022 17:02:07.0594
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 3bc2b170-fd94-476d-b0ce-4229bdc904a7
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: wGBEWuDYjMkKpRpFlUOZVhQxKAPZ3dIdUBwz8D42Fy6E5RG4i1FWgpBJvAxVDlKl3xK0hD42qy6FJXU7zeXq94CiNdK3WqNN6u7+ElX8dM0s+JbOpOgxUd9TL5Wg1uC4
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SN6PR01MB4319
X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,
        SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham
        autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Ampere Altra defines CPU clusters in the ACPI PPTT. They share a Snoop
Control Unit, but have no shared CPU-side last level cache.

cpu_coregroup_mask() will return a cpumask with weight 1, while
cpu_clustergroup_mask() will return a cpumask with weight 2.

As a result, build_sched_domain() will BUG() once per CPU with:

BUG: arch topology borken
the CLS domain not a subset of the MC domain

The MC level cpumask is then extended to that of the CLS child, and is
later removed entirely as redundant. This sched domain topology is an
improvement over previous topologies, or those built without
SCHED_CLUSTER, particularly for certain latency sensitive workloads.
With the current scheduler model and heuristics, this is a desirable
default topology for Ampere Altra and Altra Max system.

Rather than create a custom sched domains topology structure and
introduce new logic in arch/arm64 to detect these systems, update the
core_mask so coregroup is never a subset of clustergroup, extending it
to cluster_siblings if necessary.

This has the added benefit over a custom topology of working for both
symmetric and asymmetric topologies. It does not address systems where
the cluster topology is above a populated mc topology, but these are not
considered today and can be addressed separately if and when they
appear.

The final sched domain topology for a 2 socket Ampere Altra system is
unchanged with or without CONFIG_SCHED_CLUSTER, and the BUG is avoided:

For CPU0:

CONFIG_SCHED_CLUSTER=y
CLS  [0-1]
DIE  [0-79]
NUMA [0-159]

CONFIG_SCHED_CLUSTER is not set
DIE  [0-79]
NUMA [0-159]

Cc: Sudeep Holla <sudeep.holla@arm.com>
Cc: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Cc: "Rafael J. Wysocki" <rafael@kernel.org>
Cc: Catalin Marinas <catalin.marinas@arm.com>
Cc: Will Deacon <will@kernel.org>
Cc: Peter Zijlstra <peterz@infradead.org>
Cc: Vincent Guittot <vincent.guittot@linaro.org>
Cc: Barry Song <song.bao.hua@hisilicon.com>
Cc: Valentin Schneider <valentin.schneider@arm.com>
Cc: D. Scott Phillips <scott@os.amperecomputing.com>
Cc: Ilkka Koskinen <ilkka@os.amperecomputing.com>
Cc: <stable@vger.kernel.org> # 5.16.x
Suggested-by: Barry Song <song.bao.hua@hisilicon.com>
Signed-off-by: Darren Hart <darren@os.amperecomputing.com>
---
v1: Drop MC level if coregroup weight == 1
v2: New sd topo in arch/arm64/kernel/smp.c
v3: No new topo, extend core_mask to cluster_siblings

 drivers/base/arch_topology.c | 8 ++++++++
 1 file changed, 8 insertions(+)

diff --git a/drivers/base/arch_topology.c b/drivers/base/arch_topology.c
index 976154140f0b..a96f45db928b 100644
--- a/drivers/base/arch_topology.c
+++ b/drivers/base/arch_topology.c
@@ -628,6 +628,14 @@ const struct cpumask *cpu_coregroup_mask(int cpu)
 			core_mask = &cpu_topology[cpu].llc_sibling;
 	}
 
+	/*
+	 * For systems with no shared cpu-side LLC but with clusters defined,
+	 * extend core_mask to cluster_siblings. The sched domain builder will
+	 * then remove MC as redundant with CLS if SCHED_CLUSTER is enabled.
+	 */
+	if (cpumask_subset(core_mask, &cpu_topology[cpu].cluster_sibling))
+		core_mask = &cpu_topology[cpu].cluster_sibling;
+
 	return core_mask;
 }
 
-- 
2.31.1