Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18;
From:   Michael Riesch <michael.riesch@wolfvision.net>
To:     devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
        linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org
Cc:     Rob Herring <robh+dt@kernel.org>, Heiko Stuebner <heiko@sntech.de>,
        Levin Du <djw@t-chip.com.cn>, Tianling Shen <cnsztl@gmail.com>,
        Chen-Yu Tsai <wenst@chromium.org>,
        Sascha Hauer <s.hauer@pengutronix.de>,
        Alex Bee <knaerzche@gmail.com>, Liang Chen <cl@rock-chips.com>,
        Peter Geis <pgwipeout@gmail.com>,
        Michael Riesch <michael.riesch@wolfvision.net>
Subject: [PATCH 3/3] arm64: dts: rockchip: enable vop2 and hdmi tx on rock-3a
Date:   Fri,  4 Mar 2022 17:11:30 +0100
Message-Id: <20220304161130.34977-4-michael.riesch@wolfvision.net>
In-Reply-To: <20220304161130.34977-1-michael.riesch@wolfvision.net>
References: <20220304161130.34977-1-michael.riesch@wolfvision.net>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?49L4MmB0kzW2lkJ/gUlavAIyfa47ikKqw+KtUJkPRBaOmKiUhQAUIhnwr+ZS?=
 =?us-ascii?Q?U7xKhCTVBrDkNMxarN5SzMFgVax7kLDfVYb4dufAlAez66KOXUvx6B4/pB00?=
 =?us-ascii?Q?7+9hgyOnU2lSe70vayAj/Obw+rxfpXmnaBwe19Ein/yUPZmL8OivJT4LLgOe?=
 =?us-ascii?Q?PZaOlKkFWFlmCL3QzIeXzVpYej3Pz43vgcWUe2BCy6dUf2t5VnPrKFG5EW1t?=
 =?us-ascii?Q?SWZvQovOQ7QpStnALQ2ypwZSDdoyPA07cjiv4CIEr4H2iejjBYC2m2KLpQ64?=
 =?us-ascii?Q?FJB9IiezSnGLh6reWe9yztdb8SmMz2oKR7wQeJaNE6Ci66AxtF9PNAAlTI5e?=
 =?us-ascii?Q?HXqqYAueBtQEpOequar/V5vfwpxXBMVqbGF5qnbdsyOUCacGKEYSgqSDmwoe?=
 =?us-ascii?Q?izAuHu1qb9p4J4RxrOn2UdOCPM46HeRC0bHsjj0/ndZyZmhOP/a9kYdGYBzy?=
 =?us-ascii?Q?9cWE737jHIhikkevnZK3h5lb7iF57H2HNeuaFZcUeLV4QVjwPssA12CsJPoz?=
 =?us-ascii?Q?qxh0cJmCw2yOzfIgk8ef2/D/pvDU27gNakIZDIjJqDOd25ob9+z2O4JjFaQS?=
 =?us-ascii?Q?UlaVsBTJX4IFHU9R0GfBlR3/9fgaKnknt9clQn0LdmHKa9duR14EFZz8avAK?=
 =?us-ascii?Q?/EOcEr73Xdiy9RIibl31ouVunMQaWiTRlIDL4ij/fdXKyWTNdcyU0ilAyDhh?=
 =?us-ascii?Q?0YTl6GfDkLJelUnBxxiD3NCayr6dbjRC2xLBis/ExLvya6QvDWAsv+H9uCM/?=
 =?us-ascii?Q?SMDf7ZzfLRPkTvrTKdw/UKuH/MgZsNxKGsNSLdE+i/WWNWftxGzzRRPCV97N?=
 =?us-ascii?Q?koGoNmAV19eDDFilQd76r7HVlD0SqeKLhz/qO+DJPpGFvS3S73Ax/0UcIdfm?=
 =?us-ascii?Q?HameAfaWhCQO7o1LkST0smy7wlxUi0BJKItzobK5pv0W25zA2gaCApYfI+OE?=
 =?us-ascii?Q?pFkI7MBSoZTbHMKB1fgKphxaLSOx7ygN1JhllFGdrPUrtTBH9QRMM8f03gQP?=
 =?us-ascii?Q?cLUgx1i+DznvvbbEUigfzxwyivkqqClJQ5owyoDcT/ETQXhRSzX7kgXZjE/N?=
 =?us-ascii?Q?DFnoSUOuCNWBp6Szqn0x87ueVv9TvJZezOhMfFPU7ImyxsAldYhvYHyRXTnE?=
 =?us-ascii?Q?NDmAKB2g/xT6QNq9FOW0QLNhxQmS2ip2BZp1DMYGDQcpfRbiV683WEdky/hX?=
 =?us-ascii?Q?ONpBdS19VdrPgDEKvyLneh3HYkB0YpXDO9BxMv5H1cA8Q0p7meIIHNqGP06M?=
 =?us-ascii?Q?5WwisR1muw6bl7iFvw0DZVxZmloW2TMX2wh/ms/OdEYRjxG8ic6LMxJXzOy5?=
 =?us-ascii?Q?IkX7m7chGyPHo3qbB0nJsVALeDN95zRFnn3O6jWueVbt3Ar/+VPEBg0HqD38?=
 =?us-ascii?Q?8FeCh7Mzi3I8QNpyxbRU+0geu3dbYKM7FqqbSo95R1g/8ZN0zUfwQ0m+pygu?=
 =?us-ascii?Q?wRE8dgLmo5gBYVWat+MCv6XZPp2jkAoMS53atG+MQ8Qt+bnWrY4imus/B6am?=
 =?us-ascii?Q?lWXIIQu15kGebBb5BKGXWYdEfzJX3Ma7EEw+0tTQVSPHq2bWe1HJk90IfNnB?=
 =?us-ascii?Q?KIWHUgMw9WAvUSS/SVWRhb8qO5hm0qdVYH+AmpOkWe7EwUXzSdzme9TnTn1/?=
 =?us-ascii?Q?1IPfBfYfrT3wH3DqGI9z1CXCW76gPnqgeD6zip+fGNM8qJDtHq0cAJvGVtiA?=
 =?us-ascii?Q?4IdGqFdOGmFjpLxFzmsJDUYazD8/IN/DTseluDF3ky9wFwKhzrUzQw0QqOHS?=
 =?us-ascii?Q?LpqApjLX/qofCaoac1m9xODlfr/ibJI=3D?=
X-OriginatorOrg: wolfvision.net
X-MS-Exchange-CrossTenant-Network-Message-Id: b80ed30e-e6dd-4c22-45ac-08d9fdf9afae
X-MS-Exchange-CrossTenant-AuthSource: HE1PR0802MB2426.eurprd08.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 04 Mar 2022 16:11:48.7003
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: e94ec9da-9183-471e-83b3-51baa8eb804f
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: EIfkrwTNEznw8gR++ApRg5Uzk5e0dK8TAI98DEB20LSNflOKfiLr10MXyrneIrcC2L/wJ1X2XdfFv+PxXTBUMIDHZJNlYeAHknMsiiGLn28=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB8PR08MB5481
X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED,
	DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,
	MAILING_LIST_MULTI,RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE
	autolearn=no autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
	lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Enable the RK356x Video Output Processor (VOP) 2 on the Radxa
ROCK3 Model A.

Signed-off-by: Michael Riesch <michael.riesch@wolfvision.net>
---
 .../boot/dts/rockchip/rk3568-rock-3a.dts      | 47 +++++++++++++++++++
 1 file changed, 47 insertions(+)

diff --git a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
index 18d2d8e5e693..e568ce377055 100644
--- a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
@@ -4,6 +4,7 @@
 #include <dt-bindings/gpio/gpio.h>
 #include <dt-bindings/leds/common.h>
 #include <dt-bindings/pinctrl/rockchip.h>
+#include <dt-bindings/soc/rockchip,vop2.h>
 #include "rk3568.dtsi"
 
 / {
@@ -20,6 +21,17 @@ chosen: chosen {
 		stdout-path = "serial2:1500000n8";
 	};
 
+	hdmi-con {
+		compatible = "hdmi-connector";
+		type = "a";
+
+		port {
+			hdmi_con_in: endpoint {
+				remote-endpoint = <&hdmi_out_con>;
+			};
+		};
+	};
+
 	leds {
 		compatible = "gpio-leds";
 
@@ -134,6 +146,24 @@ &gpu {
 	status = "okay";
 };
 
+&hdmi {
+	avdd-0v9-supply = <&vdda0v9_image>;
+	avdd-1v8-supply = <&vcca1v8_image>;
+	status = "okay";
+};
+
+&hdmi_in {
+	hdmi_in_vp0: endpoint {
+		remote-endpoint = <&vp0_out_hdmi>;
+	};
+};
+
+&hdmi_out {
+	hdmi_out_con: endpoint {
+		remote-endpoint = <&hdmi_con_in>;
+	};
+};
+
 &i2c0 {
 	status = "okay";
 
@@ -499,3 +529,20 @@ &usb2phy1_otg {
 	phy-supply = <&vcc5v0_usb_host>;
 	status = "okay";
 };
+
+&vop {
+	assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
+	assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
+	status = "okay";
+};
+
+&vop_mmu {
+	status = "okay";
+};
+
+&vp0 {
+	vp0_out_hdmi: endpoint@ROCKCHIP_VOP2_EP_HDMI0 {
+		reg = <ROCKCHIP_VOP2_EP_HDMI0>;
+		remote-endpoint = <&hdmi_in_vp0>;
+	};
+};
-- 
2.30.2