Received: by 2002:a05:6a10:413:0:0:0:0 with SMTP id 19csp2028274pxp; Mon, 7 Mar 2022 07:08:00 -0800 (PST) X-Google-Smtp-Source: ABdhPJyLHQYGQsfN8Tc+oDJnNjgGkno/yFuotDz6GfGFQKAMsoSL5eYLW29RyZ6vpsEs3grMDnuj X-Received: by 2002:a17:906:2bc7:b0:6db:18a:4a97 with SMTP id n7-20020a1709062bc700b006db018a4a97mr8864849ejg.640.1646665679864; Mon, 07 Mar 2022 07:07:59 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1646665679; cv=none; d=google.com; s=arc-20160816; b=Grz8jqNeMqtiTgMk3OsQRk7ec+bQpWc6D4GY0xwaM7SB/T9XOz7Pytk/5gwTExePwB RTIRJMEa5FyRBpB+7VkD+qGGOLqds6XHOxYgfvdVGpJQxBSqNr8eDgDaY1v9M4ywJSKR iyu3xQwWYJTxzP+NUBtLx8orc5+CGhNZi3/yiU0BengoBi9zG5ULXcBY6FYnvXxjn6z2 ZHwsMzMD39E2qtuX/7YG7LbsXz1db4YcAX0X6vGN2j7UkeoRZTanDqH6ylnhzMh0O3fZ x5ukNqoXxl61Imx3hy2W52jTn/BHcJlyICsrNOOK2Zb/wQiYDsX62BSZHGvRnfjeIqbB ZxDQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=Q8xq3oWjr9VF35NnH5HbQBO5rTJ/rLsE3/Ja0W4LCPs=; b=OBz7pxv1lwYI6q5+jFlD6nTEe4CNUPDtnsQrcBxUlKJSlXKgSogq6mXN+b1SclKF+4 BYcTLopgB+6+OjRTF52+K6F0apKQZxj6PGrHq7dCiUtWTkcTbleBSRt30803bl4pisK5 AJ+lHcJiEk+ErRIikwL5YNhZlNXTFh2+Uz+I7ba1YpjWe9Tgmc+Kn6ZWp7lxyjrnc3cD 2IVOifft1RaRk3XBYNdivzQ1GjHBBQ1nI6BsX7AnoZ+EgVHG144bXzYmrx7b9BSH36jZ 92Bsit8XSg6JLmRD0MEug0BvdsnEFc+AjkDOhXdcJO+IvS4d4YMGQEDhIrBWz7Bzp1sA NLPw== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=Pma47022; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id 4-20020a508e04000000b004021db7d2b3si8959406edw.2.2022.03.07.07.07.37; Mon, 07 Mar 2022 07:07:59 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=Pma47022; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231687AbiCGMYD (ORCPT + 99 others); Mon, 7 Mar 2022 07:24:03 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50330 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242121AbiCGMXk (ORCPT ); Mon, 7 Mar 2022 07:23:40 -0500 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9EE18344F1; Mon, 7 Mar 2022 04:22:42 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1646655762; x=1678191762; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=spsawEYSjp/d7MCTT2764LMfhdtbBorYSiNJakeTrHw=; b=Pma47022qFRv3nZirzjyZXQZHw7KzyIlAuD85WJU4tlNkEXYu7MQFv/h UDAzwHAvmMYf9MKMK+3BEgNrsKFfl443sqh6Zkzl35J1I2dgiKVyTaOY7 ttu3qvmluAjnI3YkBtiiizJfHwyiQyaZttufP+VeUYmUzk/sKDk3RNx51 MVKowkUYvHYDglyJoJFrvRiapF4A5sIu+jVTGW2R+HRWgOc+hf1/tGn2K BK/GM5zmqkYnyFrWMmlveMtjdji4MxePQCDFE1aPb9smp//9jV+tqhPmU nvZ0XgWnx6qiiiI+mqwHsBvqxBl3qdc2Mo0ShFjwqBib9IX0dMdyRDg4i Q==; X-IronPort-AV: E=Sophos;i="5.90,162,1643698800"; d="scan'208";a="164766682" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa1.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 07 Mar 2022 05:22:42 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.17; Mon, 7 Mar 2022 05:22:41 -0700 Received: from rob-ult-m19940.amer.actel.com (10.10.115.15) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2375.17 via Frontend Transport; Mon, 7 Mar 2022 05:22:38 -0700 From: Codrin Ciubotariu To: , , , CC: , , , , , , "Codrin Ciubotariu" Subject: [PATCH v3 0/6] Add driver for SAMA7G5's PDMC Date: Mon, 7 Mar 2022 14:21:56 +0200 Message-ID: <20220307122202.2251639-1-codrin.ciubotariu@microchip.com> X-Mailer: git-send-email 2.32.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Spam-Status: No, score=-4.9 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, RCVD_IN_MSPIKE_H5,RCVD_IN_MSPIKE_WL,SPF_HELO_PASS,T_SCC_BODY_TEXT_LINE, T_SPF_PERMERROR autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch series adds support for Pulse Density Microphone Controller (PDMC), present on Microchip's SAMA7G5. The PDMC interfaces up to 4 digital microphones having Pulse Density Modulated (PDM) outputs. It generates a single clock line and samples 1 or 2 data lines. The signal path includes an audio grade programmable decimation filter and outputs 24-bit audio words. The source of each channel can be independently defined as PDMC_DS0 or PDMC_DS1, sampled at the rising or falling edge of PDMC_CLK. The patch series starts with a fix on the ASoC DMA engine support. Then continues with the bindings and the driver of PDMC. It is followed by the DT nodes for SAMA7G5 and SAMA7G5-EK. In the end, the drivers for PDMC and PDM microphones are enabled in sama7_defconfig. Changes in v3: - addressed new DT bindings comments from Krzysztof Kozlowski Changes in v2: - addressed DT bindings comments from Krzysztof Kozlowski Codrin Ciubotariu (6): ASoC: dmaengine: do not use a NULL prepare_slave_config() callback ASoC: dt-bindings: Document Microchip's PDMC ASoC: atmel: mchp-pdmc: add PDMC driver ARM: dts: at91: sama7g5: add nodes for PDMC ARM: dts: at91: sama7g5ek: add node for PDMC0 ARM: configs: at91: sama7_defconfig: add MCHP PDMC and DMIC drivers .../bindings/sound/microchip,pdmc.yaml | 100 ++ arch/arm/boot/dts/at91-sama7g5ek.dts | 21 +- arch/arm/boot/dts/sama7g5.dtsi | 24 + arch/arm/configs/sama7_defconfig | 2 + include/dt-bindings/sound/microchip,pdmc.h | 13 + sound/soc/atmel/Kconfig | 16 + sound/soc/atmel/Makefile | 2 + sound/soc/atmel/mchp-pdmc.c | 1084 +++++++++++++++++ sound/soc/soc-generic-dmaengine-pcm.c | 6 +- 9 files changed, 1264 insertions(+), 4 deletions(-) create mode 100644 Documentation/devicetree/bindings/sound/microchip,pdmc.yaml create mode 100644 include/dt-bindings/sound/microchip,pdmc.h create mode 100644 sound/soc/atmel/mchp-pdmc.c -- 2.32.0