Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18;
From:   Will Deacon <will@kernel.org>
To:     linux-arm-kernel@lists.infradead.org, sgoutham@marvell.com,
        mark.rutland@arm.com, linux-kernel@vger.kernel.org,
        devicetree@vger.kernel.org, robh+dt@kernel.org,
        Bharat Bhushan <bbhushan2@marvell.com>, bbudiredla@marvell.com
Cc:     catalin.marinas@arm.com, kernel-team@android.com,
        Will Deacon <will@kernel.org>
Subject: Re: [PATCH v8 0/4] cn10k DDR Performance monitor support
Date:   Tue,  8 Mar 2022 14:11:09 +0000
Message-Id: <164673825754.1681008.8324027520511694988.b4-ty@kernel.org>
In-Reply-To: <20220211045346.17894-1-bbhushan2@marvell.com>
References: <20220211045346.17894-1-bbhushan2@marvell.com>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 8bit
Precedence: bulk

On Fri, 11 Feb 2022 10:23:42 +0530, Bharat Bhushan wrote:
> This patch series adds DDR performance monitor support on Marvell cn10k series of processor.
> 
> First patch adds device tree binding changes.
> Second patch add basic support (without overflow and event ownership). Third and fourth patch adds overflow and event ownership respectively.
> 
> Seems like 4th patch can be merged in second patch, For easy review it is currently separate
> 
> [...]

Applied to will (for-next/perf), thanks!

[1/4] dt-bindings: perf: marvell: cn10k ddr performance monitor
      https://git.kernel.org/will/c/805bbdf28b27
[2/4] perf/marvell: CN10k DDR performance monitor support
      https://git.kernel.org/will/c/7cf83e222bce
[3/4] perf/marvell: cn10k DDR perfmon event overflow handling
      https://git.kernel.org/will/c/35a43326a9e3
[4/4] perf/marvell: cn10k DDR perf event core ownership
      https://git.kernel.org/will/c/68fa55f0e05c

Cheers,
-- 
Will

https://fixes.arm64.dev
https://next.arm64.dev
https://will.arm64.dev