Received: by 2002:a05:6a10:413:0:0:0:0 with SMTP id 19csp3579440pxp; Tue, 8 Mar 2022 17:58:43 -0800 (PST) X-Google-Smtp-Source: ABdhPJxUiWq1tzMBMdO4U/NYmq47JiYImgm+UA8glFK9zQMVl+jXFGji89sWq+QCvjg3/ALtg5zJ X-Received: by 2002:a05:6a00:190f:b0:4f3:a81d:c4c3 with SMTP id y15-20020a056a00190f00b004f3a81dc4c3mr21307232pfi.45.1646791123367; Tue, 08 Mar 2022 17:58:43 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1646791123; cv=none; d=google.com; s=arc-20160816; b=Salyb6ZEZ/aZfvuD7TEzDbZt0DFKv3OSpAoYx7EGtpvCVQk+G7maXXpCAURr0JLoTR WEdxGFPu6YaFS1An7iHM8id4B6lNdS0SzFCyPG9B5adPpkzzkG0jyAbYgk/Xdxp+nrFh Vk4LqMhAth8i2/jI5mjwtCvT6MUMEJAO0I41rwuiW5Nq32+CCE/Ps3akhv1MQx/MHHQd wxmnjk3hXM/CZVAUBdNvADOCrz5GJlAvGRo68S5zTZHT+XO04fvuJwlERaEwKmfUw6UZ Sbhgs23OHlylTIvno28w18TpXHWzEFGlx/gdW1/xFIV7cDSB0L3oTLJD04QbJrWM0Dp2 rNfQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=lzjNlu7w/AadZVkhR/+Cxu+GvnLJ7oI2KA/I5zI6wPk=; b=AqpAN3xkyT1jLw5ixxvCy0h4byDMzTVT73VJEf60XzRjWuiGQHW867kgVFU4uc6bVZ 7Q+4JiKxQYR/P8CQZyi6hdB+3BDqPih0qt2gCW1ceQsMr3Hm81R9JE4ZzC45GkgTvlrK t3xVbJ1/uwKnXfvDPXWc2M6dJ516OCMk/hOm4edHsRArIrheHEgQJnG2HxWmZQvKjRCn 8T/IMtyf8NFRolBniPf+SzU7lIoCP4EPUlEV361Su8nnqFXkIi4USOSOOyMEXZ7/d/8f J4hMNX7KI3L6GVquHoRRA3h/ZEj8DLu8zjsBkaRVLloy/9EFDNWIdMKqNLc7usH0If+V 79ow== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=lENOGMPv; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [2620:137:e000::1:18]) by mx.google.com with ESMTPS id m11-20020a65530b000000b00378a8c76238si511788pgq.414.2022.03.08.17.58.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 08 Mar 2022 17:58:43 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18; Authentication-Results: mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=lENOGMPv; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id A2F46214F91; Tue, 8 Mar 2022 16:33:06 -0800 (PST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1347949AbiCHPvF (ORCPT + 99 others); Tue, 8 Mar 2022 10:51:05 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46466 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236656AbiCHPvD (ORCPT ); Tue, 8 Mar 2022 10:51:03 -0500 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 92E6C4F451; Tue, 8 Mar 2022 07:50:07 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1646754607; x=1678290607; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=uoonVeIcIw0ZF7CyzIEfJW8mtwFWH3uBfX/PSuQYy6c=; b=lENOGMPvY3FlhJOwKXaVnqVAm/w3qNBFPKLAEfUxqWFJ6l9XOvhodt57 euzxHcsSSZyDDQwYnBvcMCZHK9CFSQSA1iRlv4azMWJuCL/593sRfxEPf NY8fAZYcpKvkCgIGcfY5QIp0MpTvbyOSCt8hdX+b9G8mKszr/yNK+Y91w GAejkdgXkM5veV4azo5uAxXGJJdlgllNkb9HxMVbrwuWl5w1jbwNhmmQE 3jo6C1PDi3ljtfGnSjBGZ4YLhuCk/bamiel6g/ZZxCefwpUxHTGcvR+ea UXn2maBFybdEwCD9Y62DchKy7JYnojjnQo+r3WhlEhuVShSTHQjcIm4Tf Q==; X-IronPort-AV: E=Sophos;i="5.90,165,1643698800"; d="scan'208";a="156124961" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa3.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 08 Mar 2022 08:50:02 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.17; Tue, 8 Mar 2022 08:50:01 -0700 Received: from localhost (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2375.17 via Frontend Transport; Tue, 8 Mar 2022 08:50:01 -0700 Date: Tue, 8 Mar 2022 16:52:53 +0100 From: Horatiu Vultur To: Geert Uytterhoeven CC: Michael Turquette , Stephen Boyd , Nicolas Ferre , "Kavyasree Kotagiri" , , Subject: Re: [PATCH] clk: COMMON_CLK_LAN966X should depend on SOC_LAN966 Message-ID: <20220308155253.aoedxrdke2l3homa@soft-dev3-1.localhost> References: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Disposition: inline In-Reply-To: X-Spam-Status: No, score=-1.7 required=5.0 tests=BAYES_00,DKIM_INVALID, DKIM_SIGNED,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,RDNS_NONE, SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The 02/24/2022 16:29, Geert Uytterhoeven wrote: > > The LAN966x Generic Clock Controller is only present on Microchip > LAN966x SoCs. Hence add a dependency on SOC_LAN966, to prevent asking > the user about this driver when configuring a kernel without LAN966x SoC > support. Reviewed-by: Horatiu Vultur > > Fixes: 54104ee023333e3b ("clk: lan966x: Add lan966x SoC clock driver") > Signed-off-by: Geert Uytterhoeven > --- > drivers/clk/Kconfig | 1 + > 1 file changed, 1 insertion(+) > > diff --git a/drivers/clk/Kconfig b/drivers/clk/Kconfig > index c390e26dadf471f5..1c82a3e1129d4342 100644 > --- a/drivers/clk/Kconfig > +++ b/drivers/clk/Kconfig > @@ -232,6 +232,7 @@ config COMMON_CLK_GEMINI > > config COMMON_CLK_LAN966X > bool "Generic Clock Controller driver for LAN966X SoC" > + depends on SOC_LAN966 || COMPILE_TEST > help > This driver provides support for Generic Clock Controller(GCK) on > LAN966X SoC. GCK generates and supplies clock to various peripherals > -- > 2.25.1 > -- /Horatiu