Received: by 2002:a05:6a10:413:0:0:0:0 with SMTP id 19csp3580116pxp; Tue, 8 Mar 2022 17:59:52 -0800 (PST) X-Google-Smtp-Source: ABdhPJxKYnGXNA3GdglDJnKWnnXDrNsrcKIBW+1aIPMGtGzPzilwqDq/f0mqaP5+3cUV5pPFeWi8 X-Received: by 2002:aa7:9e07:0:b0:4f6:a7e3:1b57 with SMTP id y7-20020aa79e07000000b004f6a7e31b57mr21035549pfq.13.1646791191903; Tue, 08 Mar 2022 17:59:51 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1646791191; cv=none; d=google.com; s=arc-20160816; b=AGmPRVZKGe5UNy9rSUWKp/JMeK2tcV5eXz1H9WPceLebvhQVwUzBRnjS3mPR/be9Lv GRh7Rvscr1rfKUEnNOPuc28lEZc3do5AarLqU/hYVY+9iScqLxXRX0Xij3X+kO0ftZEN 83d27jdjcmbIPKLOpEUkseLDSseB2BvzUhWaSCQK6vMpiPI75uQt7N0cfAhcSWQskFN8 XOiED4I1WqfTd7ojkZ1ulB6I7MJFq5MRUSb/h7KoJPRsOCjnldyS7x6B+TXVYpe6m7Mf rPX67JGeu+Tq7VmFSxZAAuXF9RJ3e6JkOZNIhRKyCK6LuEOayKhf65SBsOukSJLOu5SW In+g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=FSv8Z0gEs13A14JkPFs+5RVwFbt6L6kbxkXjPngscvU=; b=hHyyPgrMoP1ITIsHGJfr3WiygGEWvabNrYjlnhm11JfqsJ4awVaXny8em/xwJH9m3L bD/6TI7IEO0T0+E7l6u0WC2aXbq7IBZ3aMtOW9y1zsckveBsZVMg7JqXE5ATGfyO/sAS MT9qSzfUpuk8r8EaEQPMe1Taw2pSiyNrEyUBlh1OTy5oSXyTbN5mX4I0iv/CSiYA+syG KlfrEPF/kM8QXhjpUSwMlIl0uPQ+tCCbPUbeU+y0OmFDo4EUGQa5EX1RFIcuhhEb91rL YDS11poBNQXwNDFgVgQtLSEZq5h3TuneIVzknW3EpZLr/pC+zshEsJqyszOrKT3N5BqH f7Zg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=renesas.com Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [2620:137:e000::1:18]) by mx.google.com with ESMTPS id l64-20020a622543000000b004f66ff1e226si467715pfl.303.2022.03.08.17.59.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 08 Mar 2022 17:59:51 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=renesas.com Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id C76C21111A5; Tue, 8 Mar 2022 16:33:39 -0800 (PST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S243921AbiCHWeu (ORCPT + 99 others); Tue, 8 Mar 2022 17:34:50 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48204 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1350780AbiCHWeq (ORCPT ); Tue, 8 Mar 2022 17:34:46 -0500 Received: from relmlie6.idc.renesas.com (relmlor2.renesas.com [210.160.252.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 6325B58E4A; Tue, 8 Mar 2022 14:33:46 -0800 (PST) X-IronPort-AV: E=Sophos;i="5.90,165,1643641200"; d="scan'208";a="113755997" Received: from unknown (HELO relmlir5.idc.renesas.com) ([10.200.68.151]) by relmlie6.idc.renesas.com with ESMTP; 09 Mar 2022 07:33:45 +0900 Received: from localhost.localdomain (unknown [10.226.36.204]) by relmlir5.idc.renesas.com (Postfix) with ESMTP id 8DA1F400F2D5; Wed, 9 Mar 2022 07:33:43 +0900 (JST) From: Lad Prabhakar To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org Cc: linux-kernel@vger.kernel.org, Prabhakar , Biju Das , Lad Prabhakar Subject: [PATCH 1/3] arm64: dts: renesas: r9a07g054: Fillup the GPU node Date: Tue, 8 Mar 2022 22:33:22 +0000 Message-Id: <20220308223324.7456-2-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20220308223324.7456-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20220308223324.7456-1-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,RDNS_NONE, SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Renesas RZ/V2L SoC has Mali-G31 GPU, this patch fills up the GPU node and adds opp table to RZ/V2L (R9A07G054) SoC DTSI. Signed-off-by: Lad Prabhakar Reviewed-by: Biju Das --- arch/arm64/boot/dts/renesas/r9a07g054.dtsi | 62 +++++++++++++++++++++- 1 file changed, 61 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/renesas/r9a07g054.dtsi b/arch/arm64/boot/dts/renesas/r9a07g054.dtsi index 9e730171efa8..e4f1defa0ff8 100644 --- a/arch/arm64/boot/dts/renesas/r9a07g054.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a07g054.dtsi @@ -83,6 +83,50 @@ }; }; + gpu_opp_table: opp-table-1 { + compatible = "operating-points-v2"; + + opp-500000000 { + opp-hz = /bits/ 64 <500000000>; + opp-microvolt = <1100000>; + }; + + opp-400000000 { + opp-hz = /bits/ 64 <400000000>; + opp-microvolt = <1100000>; + }; + + opp-250000000 { + opp-hz = /bits/ 64 <250000000>; + opp-microvolt = <1100000>; + }; + + opp-200000000 { + opp-hz = /bits/ 64 <200000000>; + opp-microvolt = <1100000>; + }; + + opp-125000000 { + opp-hz = /bits/ 64 <125000000>; + opp-microvolt = <1100000>; + }; + + opp-100000000 { + opp-hz = /bits/ 64 <100000000>; + opp-microvolt = <1100000>; + }; + + opp-62500000 { + opp-hz = /bits/ 64 <62500000>; + opp-microvolt = <1100000>; + }; + + opp-50000000 { + opp-hz = /bits/ 64 <50000000>; + opp-microvolt = <1100000>; + }; + }; + psci { compatible = "arm,psci-1.0", "arm,psci-0.2"; method = "smc"; @@ -606,8 +650,24 @@ }; gpu: gpu@11840000 { + compatible = "renesas,r9a07g054-mali", + "arm,mali-bifrost"; reg = <0x0 0x11840000 0x0 0x10000>; - /* place holder */ + interrupts = , + , + , + ; + interrupt-names = "job", "mmu", "gpu", "event"; + clocks = <&cpg CPG_MOD R9A07G054_GPU_CLK>, + <&cpg CPG_MOD R9A07G054_GPU_AXI_CLK>, + <&cpg CPG_MOD R9A07G054_GPU_ACE_CLK>; + clock-names = "gpu", "bus", "bus_ace"; + power-domains = <&cpg>; + resets = <&cpg R9A07G054_GPU_RESETN>, + <&cpg R9A07G054_GPU_AXI_RESETN>, + <&cpg R9A07G054_GPU_ACE_RESETN>; + reset-names = "rst", "axi_rst", "ace_rst"; + operating-points-v2 = <&gpu_opp_table>; }; gic: interrupt-controller@11900000 { -- 2.17.1