Received: by 2002:a05:6a10:413:0:0:0:0 with SMTP id 19csp3487600pxp; Mon, 14 Mar 2022 22:13:27 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzAu837a0hbpv7TGNSmeriz3d4Y9MPx8GuLHlKO/Fw338H8QHSD8+aOGa97IdQbBZRgIp6t X-Received: by 2002:a17:906:32d8:b0:6ce:d850:f79 with SMTP id k24-20020a17090632d800b006ced8500f79mr20530370ejk.414.1647321207656; Mon, 14 Mar 2022 22:13:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1647321207; cv=none; d=google.com; s=arc-20160816; b=QPEAOAGkWhMbC+gtiikNBy2NuCFgEf29b+3gXUySxMF4hFukqK1Tin/PXfkZHaEJR3 IHYw4hrhU2vN23EWRbOM+kLhmGrYFuGrPFmAfC4QktwwW406tdFfGuBUIVgcDzpIFSAV JysB1W+GoK/RbhOZJpaOHxzO03r/nNICirbmdcn/M490M3YKe9LzPBOdh1SYKY/4vrdP 2dOBYm6RYWMQaVjnIHDoyxbX5eIyjzGFpyy13Fj5gca66UpGYYRBx1phl1j3T1/SxbEC c2t7IwOc1LVB5EqvZS1LkNPpYiuk6nz3V3mZ2X3jsV31UWssBCkdB4cqBSvbfwzrWFCP /+/w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=2RPTSAdyVtpUg1sJZUHpNlYQIyVzDQpmpXfR39uDo9w=; b=f8glGHk7rv0tb/B5ZQz5SEQbQZYw9OLkzrA4yJhaMZF39CtmCyO7ng4m5Nre8l7JAe ciLToWk8d78hPpzbX8tWqyxfEEsqtlhTvUeoNM6EaNiSYE0cPoOwmO8wumBZPDJ11TvJ cPTz7FZIoIcj6JYTSDYtdsDXClpE2H/aWClYcMWnWCeObtlJJL9EUysbw+7FmEdBlSWo MJqRdeqb7X+pI2AUq2lS6MTlTiOPBC25kVEgxUOuwg8mJT7gswyEor+627RsNx5Xjz9a 5m+US0qU1YKlr/Rsu57gP7JCUtGx2ZGWy0fiTdwgsDrM0wora/YEPC3A/3BRuMjERP22 8oTA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@alliedtelesis.co.nz header.s=mail181024 header.b=1i7Bf996; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=alliedtelesis.co.nz Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id mp34-20020a1709071b2200b006da97712cf3si11951256ejc.753.2022.03.14.22.13.03; Mon, 14 Mar 2022 22:13:27 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@alliedtelesis.co.nz header.s=mail181024 header.b=1i7Bf996; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=alliedtelesis.co.nz Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S245322AbiCNVdb (ORCPT + 99 others); Mon, 14 Mar 2022 17:33:31 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39740 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S245259AbiCNVdX (ORCPT ); Mon, 14 Mar 2022 17:33:23 -0400 Received: from gate2.alliedtelesis.co.nz (gate2.alliedtelesis.co.nz [IPv6:2001:df5:b000:5::4]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 267943337E for ; Mon, 14 Mar 2022 14:32:10 -0700 (PDT) Received: from svr-chch-seg1.atlnz.lc (mmarshal3.atlnz.lc [10.32.18.43]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (Client did not present a certificate) by gate2.alliedtelesis.co.nz (Postfix) with ESMTPS id 8AAF42C0B80; Mon, 14 Mar 2022 21:32:07 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=alliedtelesis.co.nz; s=mail181024; t=1647293527; bh=2RPTSAdyVtpUg1sJZUHpNlYQIyVzDQpmpXfR39uDo9w=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=1i7Bf996rtYlwG96l34FTa72f1IO/3VaEs8//EjQF5uXuNvxyfLa02xWbwk7KyfD0 7t3oYAwUtGMWzZboPmHtb55lEBnQ/jF/0jVrz+KqDpPSRSnJRIz6RK0k6pjujMQHoB EuKJ3jSsoPP8l+5MQV1NHsxF3v3WQvOs5BVEjmWdPs1qHMkNkGd7CcTYgjTWPR15lj ifgp9qjKSyARR327jOTe/dIRPE5/14GQ0e5NcOCasd4Pz4t0s5i4aaSmlM1LYkQdag UkzbJkOSw4dj4FwlbMDEOIiEtxJ671QzkmiMjUE+Nk7h02hGcrz5XPpMMc3cJmH0af C3kXr6PW0Z1PA== Received: from pat.atlnz.lc (Not Verified[10.32.16.33]) by svr-chch-seg1.atlnz.lc with Trustwave SEG (v8,2,6,11305) id ; Tue, 15 Mar 2022 10:32:07 +1300 Received: from chrisp-dl.ws.atlnz.lc (chrisp-dl.ws.atlnz.lc [10.33.22.30]) by pat.atlnz.lc (Postfix) with ESMTP id 0892313EE3F; Tue, 15 Mar 2022 10:32:07 +1300 (NZDT) Received: by chrisp-dl.ws.atlnz.lc (Postfix, from userid 1030) id E14F42A2677; Tue, 15 Mar 2022 10:32:03 +1300 (NZDT) From: Chris Packham To: huziji@marvell.com, ulf.hansson@linaro.org, robh+dt@kernel.org, davem@davemloft.net, kuba@kernel.org, linus.walleij@linaro.org, catalin.marinas@arm.com, will@kernel.org, andrew@lunn.ch, gregory.clement@bootlin.com, sebastian.hesselbarth@gmail.com, adrian.hunter@intel.com, thomas.petazzoni@bootlin.com, kostap@marvell.com, robert.marko@sartura.hr Cc: linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, netdev@vger.kernel.org, linux-gpio@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Chris Packham Subject: [PATCH v2 1/8] dt-bindings: pinctrl: mvebu: Document bindings for AC5 Date: Tue, 15 Mar 2022 10:31:36 +1300 Message-Id: <20220314213143.2404162-2-chris.packham@alliedtelesis.co.nz> X-Mailer: git-send-email 2.35.1 In-Reply-To: <20220314213143.2404162-1-chris.packham@alliedtelesis.co.nz> References: <20220314213143.2404162-1-chris.packham@alliedtelesis.co.nz> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-SEG-SpamProfiler-Analysis: v=2.3 cv=Cfh2G4jl c=1 sm=1 tr=0 a=KLBiSEs5mFS1a/PbTCJxuA==:117 a=o8Y5sQTvuykA:10 a=gEfo2CItAAAA:8 a=neyTTwDIlupdRa_uz6AA:9 a=sptkURWiP4Gy88Gu7hUp:22 X-SEG-SpamProfiler-Score: 0 x-atlnz-ls: pat X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_PASS,SPF_PASS, T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add JSON schema for marvell,ac5-pinctrl present on the Marvell 98DX2530 SoC. Signed-off-by: Chris Packham --- Notes: Changes in v2: - Remove syscon and simple-mfd compatibles .../bindings/pinctrl/marvell,ac5-pinctrl.yaml | 70 +++++++++++++++++++ 1 file changed, 70 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/marvell,ac5= -pinctrl.yaml diff --git a/Documentation/devicetree/bindings/pinctrl/marvell,ac5-pinctr= l.yaml b/Documentation/devicetree/bindings/pinctrl/marvell,ac5-pinctrl.ya= ml new file mode 100644 index 000000000000..65af1d5f5fe0 --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/marvell,ac5-pinctrl.yaml @@ -0,0 +1,70 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/marvell,ac5-pinctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Marvell AC5 pin controller + +maintainers: + - Chris Packham + +description: + Bindings for Marvell's AC5 memory-mapped pin controller. + +properties: + compatible: + const: marvell,ac5-pinctrl + +patternProperties: + '-pins$': + type: object + $ref: pinmux-node.yaml# + + properties: + marvell,function: + $ref: "/schemas/types.yaml#/definitions/string" + description: + Indicates the function to select. + enum: [ gpio, i2c0, i2c1, nand, sdio, spi0, spi1, uart0, uart1, = uart2, uart3 ] + + marvell,pins: + $ref: /schemas/types.yaml#/definitions/string-array + description: + Array of MPP pins to be used for the given function. + minItems: 1 + items: + enum: [ mpp0, mpp1, mpp2, mpp3, mpp4, mpp5, mpp6, mpp7, mpp8, = mpp9, + mpp10, mpp11, mpp12, mpp13, mpp14, mpp15, mpp16, mpp17= , mpp18, mpp19, + mpp20, mpp21, mpp22, mpp23, mpp24, mpp25, mpp26, mpp27= , mpp28, mpp29, + mpp30, mpp31, mpp32, mpp33, mpp34, mpp35, mpp36, mpp37= , mpp38, mpp39, + mpp40, mpp41, mpp42, mpp43, mpp44, mpp45 ] + +allOf: + - $ref: "pinctrl.yaml#" + +required: + - compatible + +additionalProperties: false + +examples: + - | + system-controller@80020100 { + compatible =3D "syscon", "simple-mfd"; + reg =3D <0x80020000 0x20>; + + pinctrl0: pinctrl { + compatible =3D "marvell,ac5-pinctrl"; + + i2c0_pins: i2c0-pins { + marvell,pins =3D "mpp26", "mpp27"; + marvell,function =3D "i2c0"; + }; + + i2c0_gpio: i2c0-gpio-pins { + marvell,pins =3D "mpp26", "mpp27"; + marvell,function =3D "gpio"; + }; + }; + }; --=20 2.35.1