Received: by 2002:a05:6a10:413:0:0:0:0 with SMTP id 19csp324142pxp; Wed, 16 Mar 2022 06:36:03 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw4p8oS2Ef2th7BSc9gTwe80ijMiqEhRSBl9OH+L7C0T3+5nXnPyWk6zSa6N3dGk0LXaulP X-Received: by 2002:a63:e048:0:b0:380:37ef:8b91 with SMTP id n8-20020a63e048000000b0038037ef8b91mr28180888pgj.464.1647437762789; Wed, 16 Mar 2022 06:36:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1647437762; cv=none; d=google.com; s=arc-20160816; b=jCMs8q1j3AIIHY/GaAWUXlSvKvXS3m4YaPbV71T2jDvHYiBMUWuRBsMEuyB1o0wzaI hEBDVKmdfFiKXORwkOW0R60UypBPujFJrahlv+9s8ZMSgVk/iVjopfd/ew3xBwcyhq5G AOkXJTHtGtZinugZy5t3g3a0PAKZ3KDbia89KR6pdBNhuarqeoAlRI69Bzj8cC1K42By CCNNickVyOdvl+FdwqCZNrG3KCN7lm/Cb7vg/i1v9X1V3hOUnE1Ultbcyh/gHlox/gV6 Ua9+iATAsIrdyHLQk3qry5/icInwOyc68mRC2aw/F9o9laDavR5bOEuUV58NQHC82gwR WTqQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=YLtETWrwodNKP/T35LrUo/PaYo4iq5PlXJr89tclG2A=; b=Qh0DUpoXHKSX6CaGR5Ov7dQlvgWM6dafgIRioc7iiey/MGGLOD/c+99AuQU+NV7HUO jY8jawikeICplkKzWpR1+yKhE2h/VtTcwOugkjEs8R7GNqF2JiQflqjODC6eWlKfrRWK 3aB/A1k8+BbjCymtomqHmcBNBGz2u69F2w0Zu75Hn/7l2flHGtZYNkrWVbKY/71kbS/I X7UDMFRtu5r9KL7N2eb60x1ZI8S41PCXLkf0YIM8yKLJaJOgixv67yQK0hQ4ua6Ncl+a ZV7b44Y6KpMtQEgBtrGtQ13u5QwWKI/wE6FllzA5epPk9w0s45MmP9ZYnIFRT4QtSzR+ A9Vg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=EQyDQLIe; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id a7-20020a17090acb8700b001c6454edecasi1918454pju.152.2022.03.16.06.35.36; Wed, 16 Mar 2022 06:36:02 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=EQyDQLIe; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1353788AbiCPGJB (ORCPT + 99 others); Wed, 16 Mar 2022 02:09:01 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55828 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1353686AbiCPGI4 (ORCPT ); Wed, 16 Mar 2022 02:08:56 -0400 Received: from alexa-out.qualcomm.com (alexa-out.qualcomm.com [129.46.98.28]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id DA8D260A8C; Tue, 15 Mar 2022 23:07:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1647410863; x=1678946863; h=from:to:cc:subject:date:message-id:in-reply-to: references; bh=YLtETWrwodNKP/T35LrUo/PaYo4iq5PlXJr89tclG2A=; b=EQyDQLIeIk8Ts3kGislmL7FvGaNaI5sGkvMv6Pubc8tQAzJccrlPv1Gx nfSwr+2K1rNAKF56cHCKX6PBRgTTy4p7XvehyxdetHIV33KfqfwkqLepY 7yAkeKSNvRMVN/DtPwH/vVYtjodt0GhAbEe0lS6UfZE8wwc+CWnWxISfm A=; Received: from ironmsg09-lv.qualcomm.com ([10.47.202.153]) by alexa-out.qualcomm.com with ESMTP; 15 Mar 2022 23:07:43 -0700 X-QCInternal: smtphost Received: from ironmsg01-blr.qualcomm.com ([10.86.208.130]) by ironmsg09-lv.qualcomm.com with ESMTP/TLS/AES256-SHA; 15 Mar 2022 23:07:41 -0700 X-QCInternal: smtphost Received: from hu-rohiagar-hyd.qualcomm.com (HELO hu-sgudaval-hyd.qualcomm.com) ([10.213.106.138]) by ironmsg01-blr.qualcomm.com with ESMTP; 16 Mar 2022 11:37:22 +0530 Received: by hu-sgudaval-hyd.qualcomm.com (Postfix, from userid 3970568) id 73F244795; Wed, 16 Mar 2022 11:37:21 +0530 (+0530) From: Rohit Agarwal To: agross@kernel.org, bjorn.andersson@linaro.org, linus.walleij@linaro.org, robh+dt@kernel.org, lgirdwood@gmail.com, broonie@kernel.org, rnayak@codeaurora.org, collinsd@codeaurora.org Cc: linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Rohit Agarwal Subject: [PATCH 3/6] dt-bindings: power: Add rpm power domain bindings for SDX65 Date: Wed, 16 Mar 2022 11:37:14 +0530 Message-Id: <1647410837-22537-4-git-send-email-quic_rohiagar@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1647410837-22537-1-git-send-email-quic_rohiagar@quicinc.com> References: <1647410837-22537-1-git-send-email-quic_rohiagar@quicinc.com> X-Spam-Status: No, score=-4.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, RCVD_IN_DNSWL_MED,SPF_HELO_NONE,SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add RPM power domain bindings for the SDX65 SoC. Signed-off-by: Rohit Agarwal --- Documentation/devicetree/bindings/power/qcom,rpmpd.yaml | 1 + include/dt-bindings/power/qcom-rpmpd.h | 8 ++++++++ 2 files changed, 9 insertions(+) diff --git a/Documentation/devicetree/bindings/power/qcom,rpmpd.yaml b/Documentation/devicetree/bindings/power/qcom,rpmpd.yaml index f48bc41..14a0e54 100644 --- a/Documentation/devicetree/bindings/power/qcom,rpmpd.yaml +++ b/Documentation/devicetree/bindings/power/qcom,rpmpd.yaml @@ -32,6 +32,7 @@ properties: - qcom,sc8180x-rpmhpd - qcom,sdm845-rpmhpd - qcom,sdx55-rpmhpd + - qcom,sdx65-rpmhpd - qcom,sm6115-rpmpd - qcom,sm6125-rpmpd - qcom,sm6350-rpmhpd diff --git a/include/dt-bindings/power/qcom-rpmpd.h b/include/dt-bindings/power/qcom-rpmpd.h index edfc1ff..5c11134 100644 --- a/include/dt-bindings/power/qcom-rpmpd.h +++ b/include/dt-bindings/power/qcom-rpmpd.h @@ -20,6 +20,14 @@ #define SDX55_MX 1 #define SDX55_CX 2 +/* SDX65 Power Domain Indexes */ +#define SDX65_MSS 0 +#define SDX65_MX 1 +#define SDX65_MX_AO 2 +#define SDX65_CX 3 +#define SDX65_CX_AO 4 +#define SDX65_MXC 5 + /* SM6350 Power Domain Indexes */ #define SM6350_CX 0 #define SM6350_GFX 1 -- 2.7.4