Received: by 2002:a05:6a10:413:0:0:0:0 with SMTP id 19csp1150522pxp; Thu, 17 Mar 2022 04:05:00 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzuDLsSzf3rCVZF6X6ZpKtVHXb6s2dTgfnViYVuB2RkPqZFdNufQmHyh182jCFLA+07KFAX X-Received: by 2002:a05:6402:1746:b0:418:d816:14e0 with SMTP id v6-20020a056402174600b00418d81614e0mr3721233edx.340.1647515100481; Thu, 17 Mar 2022 04:05:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1647515100; cv=none; d=google.com; s=arc-20160816; b=i0QyAfjBV72ohzI6BG0s72y/368ax1NKnlS2gzRVRVZFYaSLQ8ebKNz0eGpA0YUV3v Zw7sVmq3ziqNqqqGc2aZUPpmhZoIdsi5qQvhf6JxQHHvObnncPFG+7QrTOc8JFttADxb kFpCHgC5yOLKvsZRhGxFATbs86p3DI8SBFL9peZuvJYCez7hqJpy67+Z6+D464VSbFl0 FS3lkpyEVUzyC7S2VTeUIYImwcTfvfl60YynqOv3bicy8I2EnNdYA76xqDtdFoonHYs+ Z3NcSJErhG5QJh2RUZBtGlMsXQSP1ZzFzX3bSlWN9CQaBPKAD2gSlpQRcxyPob4llH93 Vdvg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=ZG5185nJ6k1YXwanTMNCyELYsf9XafiDPUoNL5M7s7c=; b=eVTl9mQMHVnFyeAdgNjSRkRqm6yORPjRm51YdpcLhkqxyCTgThnogGBfvPQwRIeKSl oWJTy2v0UcvsdzVY4jAiSqzYS11p+bnKba/Y3FgrR2umBuN0/sU3QUHC0piauQ9w9DVq mOUw1WqUUyL19fI3iIbg3yTZBwkNI3V6IOfIVIrZrrH7um6tf5RlaGzhfiL+z1lShgVj rwutBS9KMpm26815QFs6r7jXihaYeaUspu3DHAurKVTqXFOAc+v2u3lO+VyL6zOctmhy 9Pp2ekzYIgitgctuI0XyW5r/7XJyLWUQR0fIMhSvr4VEaXqyFHo1z6pl8cbv4iluHfRO M8Tw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=UjRIu4w9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id gv13-20020a1709072bcd00b006ddf8a19569si2676880ejc.766.2022.03.17.04.04.34; Thu, 17 Mar 2022 04:05:00 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=UjRIu4w9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231493AbiCQIsq (ORCPT + 99 others); Thu, 17 Mar 2022 04:48:46 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36374 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231482AbiCQIso (ORCPT ); Thu, 17 Mar 2022 04:48:44 -0400 Received: from mail-ej1-x636.google.com (mail-ej1-x636.google.com [IPv6:2a00:1450:4864:20::636]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 60E351C404A; Thu, 17 Mar 2022 01:47:28 -0700 (PDT) Received: by mail-ej1-x636.google.com with SMTP id pv16so9287989ejb.0; Thu, 17 Mar 2022 01:47:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=ZG5185nJ6k1YXwanTMNCyELYsf9XafiDPUoNL5M7s7c=; b=UjRIu4w9EW6mJAEI8yux7EMavG4fNOozHxLNna5jngKBoA0q3QaEUx2jqtlTZO0lUZ kMpImqv9K8doOTDIR/6CL+IP2hm9SqjrtBhsIEm/bV2py+4DKNNSYKgA7DH2fcwcIvVx 0Gcnee6kfeaze1qVSKAuLploPo92n4HRJr2UJ7UW6wo0eHtxblzbcvJMi4fsmIK39bXU KxkcnplYZOkLflHie4BWdj9NFfIt/GCMT+f9vUXbchF4bL0cCah3Zl66ebghy3QLFdsw boluZplmS0FmDOC3mDc9UtSnCbd00QGblOU2aL8MeIQjqYJlRvG43OryYFRsp+fGSo2h c9AA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=ZG5185nJ6k1YXwanTMNCyELYsf9XafiDPUoNL5M7s7c=; b=pWAhplIKKuqf3smYtXBFeCYQbmVBqH96irWnJu24XTgdAQqJ7XOsClEra1rdxzbGD/ DHQuvL+rN5dS3RMATwaa1eQ8W0djI1JY3lYCT9+MKRBdEDOeQ5CjNQD9lj8Cc8wtDTNH lTo8rhl/lo7TwGhDfsNliZkltuUPHyuLypEDp/U61ag1C7Mfxt+XMFTivGUF3I2exZkp d9VNWY7/cYPLngDkzGMwYweI3+3T00sjHzCIsW5LJ8BW/y36PzA/D/5PIOeO+B25Ibe2 pctAGGbEDxL64Xz0m5C6APnWd9uU0DfSWy37l/K5hmfiHctun77Ll3tuPk1zSgqGL5hW AeJg== X-Gm-Message-State: AOAM5333tdKTITayUyw0sx94gzhlC9oEO3AS/jUoHmAd48M6C8ZlKqhs tQ5Nbd2avawPqWlursUeE9R/CEGR7SAmZ3qoTKQ= X-Received: by 2002:a17:907:e93:b0:6df:10b3:4fc0 with SMTP id ho19-20020a1709070e9300b006df10b34fc0mr3432415ejc.44.1647506846924; Thu, 17 Mar 2022 01:47:26 -0700 (PDT) MIME-Version: 1.0 References: <20220317012404.8069-1-prabhakar.mahadev-lad.rj@bp.renesas.com> In-Reply-To: <20220317012404.8069-1-prabhakar.mahadev-lad.rj@bp.renesas.com> From: Andy Shevchenko Date: Thu, 17 Mar 2022 10:46:14 +0200 Message-ID: Subject: Re: [RFC PATCH v4 0/5] Renesas RZ/G2L IRQC support To: Lad Prabhakar Cc: Thomas Gleixner , Marc Zyngier , Rob Herring , Linus Walleij , Bartosz Golaszewski , Geert Uytterhoeven , Philipp Zabel , Linux Kernel Mailing List , devicetree , "open list:GPIO SUBSYSTEM" , Linux-Renesas , Prabhakar , Biju Das Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_FROM, RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Mar 17, 2022 at 5:43 AM Lad Prabhakar wrote: > > Hi All, > > The RZ/G2L Interrupt Controller is a front-end for the GIC found on > Renesas RZ/G2L SoC's with below pins: > - IRQ sense select for 8 external interrupts, mapped to 8 GIC SPI interrupts > - GPIO pins used as external interrupt input pins out of GPIOINT0-122 a > maximum of only 32 can be mapped to 32 GIC SPI interrupts, > - NMI edge select. > > _____________ > | GIC | > | ________ | > ____________ | | | | > NMI ------------------------------------>| | SPI0-479 | | GIC-600| | > _______ | |------------>| | | > | | | | PPI16-31 | | | | > | | IRQ0-IRQ7 | IRQC |------------>| | | > P0_P48_4 ------>| GPIO |---------------->| | | |________| | > | |GPIOINT0-122 | | | | > | |---------------->| TINT0-31 | | | > |______| |__________| |____________| > > The proposed RFC patches adds hierarchical IRQ domain one in IRQC driver and other in add domain, one another > pinctrl driver. Upon interrupt requests map the interrupt to GIC. Out of GPIOINT0-122 > only 32 can be mapped to GIC SPI, this mapping is handled by the pinctrl and IRQC driver. What I want to know now is whether it is going to collide with Marc's series about GPIO IRQ chip constification? -- With Best Regards, Andy Shevchenko