Received: by 2002:a05:6a10:413:0:0:0:0 with SMTP id 19csp1576053pxp; Thu, 17 Mar 2022 11:55:06 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy2y2m5Pq/lpUgxNO523mtON9iWyo2nf4PTaXJ/ycF1pBJgRI5NDf9yhWGFL8+WQxsmoo9a X-Received: by 2002:a17:907:3fa8:b0:6d3:477a:efe with SMTP id hr40-20020a1709073fa800b006d3477a0efemr6095704ejc.401.1647543305963; Thu, 17 Mar 2022 11:55:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1647543305; cv=none; d=google.com; s=arc-20160816; b=ZGRukBMygMLPrBPCO26fDQRX/lCR6XpnWKbBoXZFLUTIA8Xm3FfZfy39MHutdf9tz3 xgLJ/Zg/jWKEvnHa3zNlYvynfQ1HQ1AqPIn4VW9kgEsUP+tDeUR3Q/yWwhlEdGGEtH/A ++DXkrnn0DGQjwVvTfigCKH1d0CYTR8t4ROXKRv6WOXBXGC5mRwo8/q9FuzWQLWVRTqm HI2d/zGDNWkNml36P/ORhyDNHI8FkPwqhCv9LsE3MTCcqslOKfolJ9CQ4oN2jsunEMax wcsOAtvhNhMSy8vIWzyIenumNfVSVRxuclUO22ammBFKjWj8MUzgJHV7hglJsLUoPV2y vNtQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=75pCC8pCmtUToJup8gThaeeaMx/WM4Wbw3nLi1njfHE=; b=rzMT9x2KhpZu1TnKvoAW4ss62WaadZzx28KeUeqbm+VzH3aFLTOPdA0cU2ZDTjfNZv GlX5rrofpI+dBvCSwQbulRhg0nOjeB9Y5cFpAznvjO5o1xzJrJb8txL7jN2lsONc4weI DwlQBqSRKQKob+czrAeRPB1z3eyWR4EGDGzz7BMxCzzYlfnmiv9tQtxxhKI920CdpHpt 8v4vXKMELKby5EqC95SeqiABz07oVXUE5F6jwWddZHxxqoW9rY1zh+YT62L2M4mufgwa DYR4YnlvJZZIn2LgHfqBnFKfOqPVzMmua5p8Ltr+fTdZMq60Eu8WM3emsFqzfjIo4NE+ HhNw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@lunn.ch header.s=20171124 header.b=Wx+mEggF; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id u3-20020a509503000000b00418ec13cc0asi2434926eda.452.2022.03.17.11.54.40; Thu, 17 Mar 2022 11:55:05 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@lunn.ch header.s=20171124 header.b=Wx+mEggF; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234760AbiCQOQL (ORCPT + 99 others); Thu, 17 Mar 2022 10:16:11 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48386 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233290AbiCQOQJ (ORCPT ); Thu, 17 Mar 2022 10:16:09 -0400 Received: from vps0.lunn.ch (vps0.lunn.ch [185.16.172.187]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 87BCBA6E1D; Thu, 17 Mar 2022 07:14:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lunn.ch; s=20171124; h=In-Reply-To:Content-Disposition:Content-Type:MIME-Version: References:Message-ID:Subject:Cc:To:From:Date:From:Sender:Reply-To:Subject: Date:Message-ID:To:Cc:MIME-Version:Content-Type:Content-Transfer-Encoding: Content-ID:Content-Description:Content-Disposition:In-Reply-To:References; bh=75pCC8pCmtUToJup8gThaeeaMx/WM4Wbw3nLi1njfHE=; b=Wx+mEggFd3WNHg/gDH8VjqPvEu 0HE5nRP8IRhSRGrBiXVCsOQP0Rkiz+rRkdRt56xwj9GbBpEB7kl30F2DD/ozcebaLB+Qm7qkTFJdd lbDVnVlmbbWLPIpmJ8sdxhQbwMf5IPzJALphzjIjmK96r5XW/aLm9i/pFZtLVQHu/LRM=; Received: from andrew by vps0.lunn.ch with local (Exim 4.94.2) (envelope-from ) id 1nUqtc-00BQDn-OL; Thu, 17 Mar 2022 15:14:32 +0100 Date: Thu, 17 Mar 2022 15:14:32 +0100 From: Andrew Lunn To: Krzysztof Kozlowski Cc: Chris Packham , "robh+dt@kernel.org" , "linus.walleij@linaro.org" , "catalin.marinas@arm.com" , "gregory.clement@bootlin.com" , "sebastian.hesselbarth@gmail.com" , "devicetree@vger.kernel.org" , "linux-kernel@vger.kernel.org" , "linux-gpio@vger.kernel.org" , "linux-arm-kernel@lists.infradead.org" Subject: Re: [PATCH v2 1/8] dt-bindings: pinctrl: mvebu: Document bindings for AC5 Message-ID: References: <20220314213143.2404162-1-chris.packham@alliedtelesis.co.nz> <20220314213143.2404162-2-chris.packham@alliedtelesis.co.nz> <4e6df448-5562-8f50-6f46-91acb279bc1a@canonical.com> <7e73bba0-8b54-772c-2e94-8fca4e4e3294@alliedtelesis.co.nz> <6d902e7d-b71f-9dcd-9175-cc706e3d60cc@alliedtelesis.co.nz> <4b1f4772-35f9-3e21-6429-b64c7427144a@canonical.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <4b1f4772-35f9-3e21-6429-b64c7427144a@canonical.com> X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_PASS,SPF_PASS, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org > What do you mean "driver fails to load"? You control the driver, don't > you? It is a thin wrapper around the mvebu driver, which does all the real work. So no, Chris does not really control what the core of the driver does. The existing binding documentation says: * Marvell Armada 37xx SoC pin and gpio controller Each Armada 37xx SoC come with two pin and gpio controller one for the south bridge and the other for the north bridge. Inside this set of register the gpio latch allows exposing some configuration of the SoC and especially the clock frequency of the xtal. Hence, this node is a represent as syscon allowing sharing the register between multiple hardware block. So the syscon is there to allow the clock driver to share the register space. Andrew