Received: by 2002:a05:6a10:413:0:0:0:0 with SMTP id 19csp2629744pxp; Fri, 18 Mar 2022 15:03:33 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxKKuAATEurlQSVuWe5uCCGzuhpgaWSyp1NKPWW8T3wSJvAIIY+eTDw+oUrTjGKzGV0s/V7 X-Received: by 2002:a05:6402:11d4:b0:416:b174:985f with SMTP id j20-20020a05640211d400b00416b174985fmr11728629edw.311.1647641013006; Fri, 18 Mar 2022 15:03:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1647641013; cv=none; d=google.com; s=arc-20160816; b=CVocDnjs+aX5unVLfC8MWl+ihG77QJ5vj9MJRO1vu1xbu3/mSKkaxAB5hVoR7BOQmO 2CqUO+PQFGQA4cjHTFw9wwAQrRmmVNxTtAkdO4H0a9Aaebpvf91w2bUfIGS8JXBGyDU0 MYQy8jHahPekA3mPbVuBfEvkP+Uf82V4PugsmMQN+3mIyUYWbZKkqk6Y4rxifyBVlHaq 5rplzJcIX29IqB5Nni4S1uPbpt05Fq9Ud7QOqDQM10fzd16c1z2KHvFkKjb61SuqhhVf fOKK04AyRSX+Ro+iJrK4Pkq9KgT/wncMGupl2oYHVE4VrDTKVPOwAzy2ZA31Po7N4vKd 6l9w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=RJeALQpg3jBB4sXUonITeIT9wDnoTH1nJG5hdITY2ZE=; b=ti8M6Gg7AyIEpulxjnL5kBxaWxkHMecRX9Fzq7tVNux6MacShR5Ft4Mr1QukrCbH0X 01yob4OePe/t72MHv/mF/pF1wK03f8dPU4Hx77iqaTsFZYl4iVdXhP/X011K5Ft05j7O oNf3HzCpI9u/BbzLDJ85O9IJn62n7tR4Vbf0p6xWjl1LR0n7GQWFTPdPeV4k6gP+Tm1/ obQxLv8odMoEjyX11yc9TaMZrvMmRqRG86kNdspUK1Z9MrBJdmh4uyxprQdvPo2BnBck /eO0NvlFrhS/W0FcIIx3fDmYBeLzu4qnsjHBMwP1VTUu9rkC5fxM0NgZxr4bWeOZZl8F vjtg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id f8-20020a170906738800b006df76385c11si2333283ejl.177.2022.03.18.15.01.57; Fri, 18 Mar 2022 15:03:32 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234767AbiCRRu7 (ORCPT + 99 others); Fri, 18 Mar 2022 13:50:59 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37190 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239795AbiCRRuz (ORCPT ); Fri, 18 Mar 2022 13:50:55 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id BE8DE16E7FE; Fri, 18 Mar 2022 10:49:36 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 2A7D71576; Fri, 18 Mar 2022 10:49:36 -0700 (PDT) Received: from eglon.cambridge.arm.com (eglon.cambridge.arm.com [10.1.196.218]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 7EDA23F7B4; Fri, 18 Mar 2022 10:49:35 -0700 (PDT) From: James Morse To: stable@vger.kernel.org Cc: linux-kernel@vger.kernel.org, james.morse@arm.com, catalin.marinas@arm.com Subject: [stable:PATCH v4.19.235 03/22] arm64: Add Cortex-X2 CPU part definition Date: Fri, 18 Mar 2022 17:48:23 +0000 Message-Id: <20220318174842.2321061-4-james.morse@arm.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20220318174842.2321061-1-james.morse@arm.com> References: <20220318174842.2321061-1-james.morse@arm.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-6.9 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Anshuman Khandual commit 72bb9dcb6c33cfac80282713c2b4f2b254cd24d1 upstream. Add the CPU Partnumbers for the new Arm designs. Cc: Will Deacon Cc: Suzuki Poulose Cc: linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org Signed-off-by: Anshuman Khandual Reviewed-by: Suzuki K Poulose Link: https://lore.kernel.org/r/1642994138-25887-2-git-send-email-anshuman.khandual@arm.com Signed-off-by: Catalin Marinas Signed-off-by: James Morse --- arch/arm64/include/asm/cputype.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/include/asm/cputype.h b/arch/arm64/include/asm/cputype.h index 7315f20c7ba2..fe011f78ad86 100644 --- a/arch/arm64/include/asm/cputype.h +++ b/arch/arm64/include/asm/cputype.h @@ -83,6 +83,7 @@ #define ARM_CPU_PART_NEOVERSE_N1 0xD0C #define ARM_CPU_PART_CORTEX_A77 0xD0D #define ARM_CPU_PART_CORTEX_A710 0xD47 +#define ARM_CPU_PART_CORTEX_X2 0xD48 #define ARM_CPU_PART_NEOVERSE_N2 0xD49 #define APM_CPU_PART_POTENZA 0x000 @@ -114,6 +115,7 @@ #define MIDR_NEOVERSE_N1 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_NEOVERSE_N1) #define MIDR_CORTEX_A77 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A77) #define MIDR_CORTEX_A710 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A710) +#define MIDR_CORTEX_X2 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_X2) #define MIDR_NEOVERSE_N2 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_NEOVERSE_N2) #define MIDR_THUNDERX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX) #define MIDR_THUNDERX_81XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_81XX) -- 2.30.2