Received: by 2002:a05:6a10:2726:0:0:0:0 with SMTP id ib38csp2157519pxb; Fri, 25 Mar 2022 12:06:51 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyKttqAdPGACgQIGUWwyHk3lO8yUrDLbJU9rqmy1cmZFa/fK0sE8PAP5wWyDBmR1Q8605O9 X-Received: by 2002:a63:68c6:0:b0:380:3fbc:dfb6 with SMTP id d189-20020a6368c6000000b003803fbcdfb6mr814448pgc.326.1648235211352; Fri, 25 Mar 2022 12:06:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1648235211; cv=none; d=google.com; s=arc-20160816; b=zBlfL/1acNiDnfcOZszE+lHhrnry2WvaJN03m5sdpxaZZ5JVvlH4VvPciZus++dw+Z Y6Omu7G1UMppGbDzhSzLId1i9PyfX117Z3r3ho0rWEzIdOVXDReueY9afS2U4dxVdeBx Ie8u6JoRyiJD6y4/9buQhS3iPO2WWKsiEGhop8Z9EXcBkvJfDltE6fofeyJF1GeRlmP9 QtCrAX76FLSyhjEd/HCrCfqyxYPP//RqTR3PxEBeY7RJobfquxehYPrnaaVj4GHZuezz GG3LkYDyABFO+h8bji/D38XR7yivTjlV9TifVWsI4DQ2dk7lfqt+bUmJ1Pc34xq0JkKk QmdA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=9qlb1xHDoi91EzEaGFVRmisltr35GSZ+dQ9WTT260Wg=; b=zCmJDGWctOtzj17jAYjsZ6A3n/DljAzB3TfHSwePQzximnQVLSuakLW6p+e/AsciZi Sz3xSwJ1K/39W6obi6ejBIoyehqeWYGqrO2zXFGgA6xUqLnMcMVtrh4nTjUBi46zrNCo Ltz5EFxbUJdAmlB63ilN+GA4uB3Gx+a1rjadiKMF38GqAC2SVriSqT5kiBtoYgGngBka KlvFZ4GpmD2DTNcluw5+NY+ETC+LGZh0QHeh8pI9/AspDwmkSS4eeq44Rk8yP7Fe6JdU 9owT/Ig7PQtFC6BadqcrN20zLhq3fWibeDXVigOL2oZ5hGhLfCbmcNt9s5uYlnjRbKZJ uWEA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=hhHcM1Aj; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [2620:137:e000::1:18]) by mx.google.com with ESMTPS id h22-20020a63df56000000b00382080f6b85si3027436pgj.609.2022.03.25.12.06.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 25 Mar 2022 12:06:51 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=hhHcM1Aj; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 309F7158DA3; Fri, 25 Mar 2022 11:17:54 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1357989AbiCYJkc (ORCPT + 99 others); Fri, 25 Mar 2022 05:40:32 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33740 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1357668AbiCYJk1 (ORCPT ); Fri, 25 Mar 2022 05:40:27 -0400 Received: from ams.source.kernel.org (ams.source.kernel.org [IPv6:2604:1380:4601:e00::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7BF2117074; Fri, 25 Mar 2022 02:38:53 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ams.source.kernel.org (Postfix) with ESMTPS id 30300B827E8; Fri, 25 Mar 2022 09:38:52 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 5B537C36AE5; Fri, 25 Mar 2022 09:38:50 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1648201130; bh=WyzaJyUQyLLPbhjjyIyT33MK5yYrbSC3KZcODWg84NU=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=hhHcM1AjAC4Pn/pHQngAR+Btnpk26U0oWoYT5GE9uO8qoeBX/7Ppr+P+eMCB3D3yI CNgSReADQ3yB2l0KI5J9bqAgQScRbiFIkHFeL9AuqZvEpwyaDUcSlR+ikPpGV7axX/ bvG7UG48KAgc1EbLzN4lfPDfEhtg5gNwHjVhbFQL8S/g0CHYbvxPgFEhtGJBtjIXvp 94xZMbdxabfipvxDklIYcAFls3WkH9ErjHD4bKCiv3/hBD14qycN5D+SSM5OU5caR/ Wz8mEjW7wwA6wkBMzKbFcue2Wxl5LoH9BDUKhnIDJH80CApL5UO/Nnirvw0jHsb2bm mZsC5rmifZj7Q== Received: by pali.im (Postfix) id 06A1FC1E; Fri, 25 Mar 2022 10:38:50 +0100 (CET) From: =?UTF-8?q?Pali=20Roh=C3=A1r?= To: Lorenzo Pieralisi , Bjorn Helgaas , Rob Herring , Andrew Lunn , Thomas Petazzoni , =?UTF-8?q?Krzysztof=20Wilczy=C5=84ski?= , =?UTF-8?q?Marek=20Beh=C3=BAn?= , Russell King Cc: linux-pci@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 3/4] PCI: Add function for parsing 'slot-power-limit-milliwatt' DT property Date: Fri, 25 Mar 2022 10:38:26 +0100 Message-Id: <20220325093827.4983-4-pali@kernel.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20220325093827.4983-1-pali@kernel.org> References: <20220325093827.4983-1-pali@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-3.5 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,MAILING_LIST_MULTI, RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add function of_pci_get_slot_power_limit(), which parses the 'slot-power-limit-milliwatt' DT property, returning the value in milliwatts and in format ready for the PCIe Slot Capabilities Register. Signed-off-by: Pali Rohár Signed-off-by: Marek Behún Reviewed-by: Rob Herring --- Changes in v3: * Set 600 W when DT slot-power-limit-milliwatt > 600 W Changes in v2: * Added support for PCIe 6.0 slot power limit encodings * Round down slot power limit value --- drivers/pci/of.c | 64 +++++++++++++++++++++++++++++++++++++++++++++++ drivers/pci/pci.h | 15 +++++++++++ 2 files changed, 79 insertions(+) diff --git a/drivers/pci/of.c b/drivers/pci/of.c index cb2e8351c2cc..5ebff26edd41 100644 --- a/drivers/pci/of.c +++ b/drivers/pci/of.c @@ -633,3 +633,67 @@ int of_pci_get_max_link_speed(struct device_node *node) return max_link_speed; } EXPORT_SYMBOL_GPL(of_pci_get_max_link_speed); + +/** + * of_pci_get_slot_power_limit - Parses the "slot-power-limit-milliwatt" + * property. + * + * @node: device tree node with the slot power limit information + * @slot_power_limit_value: pointer where the value should be stored in PCIe + * Slot Capabilities Register format + * @slot_power_limit_scale: pointer where the scale should be stored in PCIe + * Slot Capabilities Register format + * + * Returns the slot power limit in milliwatts and if @slot_power_limit_value + * and @slot_power_limit_scale pointers are non-NULL, fills in the value and + * scale in format used by PCIe Slot Capabilities Register. + * + * If the property is not found or is invalid, returns 0. + */ +u32 of_pci_get_slot_power_limit(struct device_node *node, + u8 *slot_power_limit_value, + u8 *slot_power_limit_scale) +{ + u32 slot_power_limit_mw; + u8 value, scale; + + if (of_property_read_u32(node, "slot-power-limit-milliwatt", + &slot_power_limit_mw)) + slot_power_limit_mw = 0; + + /* Calculate Slot Power Limit Value and Slot Power Limit Scale */ + if (slot_power_limit_mw == 0) { + value = 0x00; + scale = 0; + } else if (slot_power_limit_mw <= 255) { + value = slot_power_limit_mw; + scale = 3; + } else if (slot_power_limit_mw <= 255*10) { + value = slot_power_limit_mw / 10; + scale = 2; + } else if (slot_power_limit_mw <= 255*100) { + value = slot_power_limit_mw / 100; + scale = 1; + } else if (slot_power_limit_mw <= 239*1000) { + value = slot_power_limit_mw / 1000; + scale = 0; + } else if (slot_power_limit_mw <= 250*1000) { + value = 0xF0; + scale = 0; + } else if (slot_power_limit_mw <= 600*1000) { + value = 0xF0 + (slot_power_limit_mw / 1000 - 250) / 25; + scale = 0; + } else { + value = 0xFE; + scale = 0; + } + + if (slot_power_limit_value) + *slot_power_limit_value = value; + + if (slot_power_limit_scale) + *slot_power_limit_scale = scale; + + return slot_power_limit_mw; +} +EXPORT_SYMBOL_GPL(of_pci_get_slot_power_limit); diff --git a/drivers/pci/pci.h b/drivers/pci/pci.h index 3d60cabde1a1..e10cdec6c56e 100644 --- a/drivers/pci/pci.h +++ b/drivers/pci/pci.h @@ -627,6 +627,9 @@ struct device_node; int of_pci_parse_bus_range(struct device_node *node, struct resource *res); int of_get_pci_domain_nr(struct device_node *node); int of_pci_get_max_link_speed(struct device_node *node); +u32 of_pci_get_slot_power_limit(struct device_node *node, + u8 *slot_power_limit_value, + u8 *slot_power_limit_scale); void pci_set_of_node(struct pci_dev *dev); void pci_release_of_node(struct pci_dev *dev); void pci_set_bus_of_node(struct pci_bus *bus); @@ -653,6 +656,18 @@ of_pci_get_max_link_speed(struct device_node *node) return -EINVAL; } +static inline u32 +of_pci_get_slot_power_limit(struct device_node *node, + u8 *slot_power_limit_value, + u8 *slot_power_limit_scale) +{ + if (slot_power_limit_value) + *slot_power_limit_value = 0; + if (slot_power_limit_scale) + *slot_power_limit_scale = 0; + return 0; +} + static inline void pci_set_of_node(struct pci_dev *dev) { } static inline void pci_release_of_node(struct pci_dev *dev) { } static inline void pci_set_bus_of_node(struct pci_bus *bus) { } -- 2.20.1