Received: by 2002:a05:6a10:2726:0:0:0:0 with SMTP id ib38csp2158403pxb; Fri, 25 Mar 2022 12:07:43 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwNUANbgth+HW5sRXNX3sLuXrTarzYdf32TFKZ4Op77do4HVC6JukWmnePYBOK7ESH/xwOl X-Received: by 2002:a17:902:c2d8:b0:154:2946:4ff with SMTP id c24-20020a170902c2d800b00154294604ffmr13160883pla.99.1648235263679; Fri, 25 Mar 2022 12:07:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1648235263; cv=none; d=google.com; s=arc-20160816; b=WewVFZMtwGK4AU3GhYzTlWUln+1mQGkQVx74EmdVYF0LpXdIOesbkY6fgv0D/R1nKg ssJjCHxERbmIbGsXVsgniIgo5wySdiiDNwGM0gmwccDsnlSxypJUnkNKDmURLiTP1ESO I6hoiYXitcOyoU2LwvyK2jG2eX1KCMjXPDBJK04/D4ojXbwsJcR9wiTJ5p7XinCD83yQ 2xWjBAtEkZ3tDfaXybyBQ9MYPb/5Ko3UxyIluGg4F2qKsTZGDXGeGbM7hkL5kibbEQLm 6cZcRGxz1lCVqPaRTtuLIVbPaI0+1pNi+eUtkX0R6BcOrKxdkcFQ0GVm2+YOlktmF7Uw BOlQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=idzffO6un/Tl0Z8F6biwetOdTQWOcZF+Csh5EZ9HcC4=; b=whNEjJEsyrljVY2ZuQfxtKz4hjPJlmXVt3MMhHp1U1ERrGbX+L7vtIh3RtWtlVwpeR mkJHJ8MoH1GoRt27A3S57RhPjeG+CcFZdgSwaBeeFTV8nb88YwMmpQ9mnnKuK9N6b4NC Q6zqAcqFv8v1NQK3MJ7Y6ILZFnFHMpiBYTFZYoRLghcdc67xO/FA/xwVv+yZc3MewEHA pPKT4vAQKXE+pkmV9m3mLcSOjgLwI+15i3YVtiBqktCaAdRtZRq7YuxrbHr4HU9sRUZ2 DJRIQpLStr40SYe8HKdOKcynpeyc8VKeA5ZO2o9ruVRLJEynnePP+jCfBycGe1XFzJWD vZng== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=bhSjlEzi; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [23.128.96.19]) by mx.google.com with ESMTPS id c7-20020a656747000000b0038222818815si3267277pgu.112.2022.03.25.12.07.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 25 Mar 2022 12:07:43 -0700 (PDT) Received-SPF: softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) client-ip=23.128.96.19; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=bhSjlEzi; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from out1.vger.email (out1.vger.email [IPv6:2620:137:e000::1:20]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 8070B21C700; Fri, 25 Mar 2022 11:18:59 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1357887AbiCYJk3 (ORCPT + 99 others); Fri, 25 Mar 2022 05:40:29 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33742 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1357642AbiCYJk1 (ORCPT ); Fri, 25 Mar 2022 05:40:27 -0400 Received: from ams.source.kernel.org (ams.source.kernel.org [IPv6:2604:1380:4601:e00::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D34B2117D; Fri, 25 Mar 2022 02:38:53 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ams.source.kernel.org (Postfix) with ESMTPS id 784C2B827E9; Fri, 25 Mar 2022 09:38:52 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id C11F6C36AE7; Fri, 25 Mar 2022 09:38:50 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1648201130; bh=vzWBAbR4Oux6P/RO30qmN2wLxTgTR+gOm30Ed6V+lZE=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=bhSjlEziOo48SqLlNz4c5nQy4SgfqAcmhBze18cOf5PV93stYk1ufN7CsMazrxAOj v8uIiAT43dNkCCzbGzCIx5nhCFRL1CHm5l6qDUt9x3gRAPyey8oBhPbx08rIOZzNPa iKVAPvWerlApLFmekUg549a2vrUzeNRTAxxiGXo2MTfvn9UMLFoXESZIUzHA65lrAl WKhptYcr2sfnGOZpTKuGueTtzd3XEqXYqa0ewyMxXS5eCi/LiI8DPV5wNgWQ8MnAkv G65ReeF0KEDGXrAp+sRq/DR5lfISWevDtgs6PVM+PHZfBloeGg44lexextdKNYr+fu amhmDeOm+oksw== Received: by pali.im (Postfix) id 123A19F5; Fri, 25 Mar 2022 10:38:48 +0100 (CET) From: =?UTF-8?q?Pali=20Roh=C3=A1r?= To: Lorenzo Pieralisi , Bjorn Helgaas , Rob Herring , Andrew Lunn , Thomas Petazzoni , =?UTF-8?q?Krzysztof=20Wilczy=C5=84ski?= , =?UTF-8?q?Marek=20Beh=C3=BAn?= , Russell King Cc: linux-pci@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 1/4] PCI: Add PCI_EXP_SLTCTL_ASPL_DISABLE macro Date: Fri, 25 Mar 2022 10:38:24 +0100 Message-Id: <20220325093827.4983-2-pali@kernel.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20220325093827.4983-1-pali@kernel.org> References: <20220325093827.4983-1-pali@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-3.5 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,MAILING_LIST_MULTI, RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add macro defining Auto Slot Power Limit Disable bit in Slot Control Register. Signed-off-by: Pali Rohár Signed-off-by: Marek Behún Acked-by: Bjorn Helgaas --- include/uapi/linux/pci_regs.h | 1 + 1 file changed, 1 insertion(+) diff --git a/include/uapi/linux/pci_regs.h b/include/uapi/linux/pci_regs.h index bee1a9ed6e66..108f8523fa04 100644 --- a/include/uapi/linux/pci_regs.h +++ b/include/uapi/linux/pci_regs.h @@ -616,6 +616,7 @@ #define PCI_EXP_SLTCTL_PWR_OFF 0x0400 /* Power Off */ #define PCI_EXP_SLTCTL_EIC 0x0800 /* Electromechanical Interlock Control */ #define PCI_EXP_SLTCTL_DLLSCE 0x1000 /* Data Link Layer State Changed Enable */ +#define PCI_EXP_SLTCTL_ASPL_DISABLE 0x2000 /* Auto Slot Power Limit Disable */ #define PCI_EXP_SLTCTL_IBPD_DISABLE 0x4000 /* In-band PD disable */ #define PCI_EXP_SLTSTA 0x1a /* Slot Status */ #define PCI_EXP_SLTSTA_ABP 0x0001 /* Attention Button Pressed */ -- 2.20.1