Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Message-ID: <0716d9e4-24e1-d16c-162c-00a8664296e1@kernel.org>
Date:   Mon, 28 Mar 2022 09:11:59 +0200
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101
 Thunderbird/91.5.0
Subject: Re: [PATCH 0/5] Add support for Axis, ARTPEC-8 PCIe driver
Content-Language: en-US
To:     wangseok.lee@samsung.com,
        "robh+dt@kernel.org" <robh+dt@kernel.org>,
        "krzk+dt@kernel.org" <krzk+dt@kernel.org>,
        "kishon@ti.com" <kishon@ti.com>,
        "vkoul@kernel.org" <vkoul@kernel.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        "jesper.nilsson@axis.com" <jesper.nilsson@axis.com>,
        "lars.persson@axis.com" <lars.persson@axis.com>
Cc:     "bhelgaas@google.com" <bhelgaas@google.com>,
        "linux-phy@lists.infradead.org" <linux-phy@lists.infradead.org>,
        "linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>,
        "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
        "lorenzo.pieralisi@arm.com" <lorenzo.pieralisi@arm.com>,
        "kw@linux.com" <kw@linux.com>,
        "linux-arm-kernel@axis.com" <linux-arm-kernel@axis.com>,
        "kernel@axis.com" <kernel@axis.com>,
        =?UTF-8?B?7KCE66y46riw?= <moonki.jun@samsung.com>
References: <CGME20220328014430epcms2p7063834feb0abdf2f38a62723c96c9ff1@epcms2p7>
 <20220328014430epcms2p7063834feb0abdf2f38a62723c96c9ff1@epcms2p7>
From:   Krzysztof Kozlowski <krzk@kernel.org>
In-Reply-To: <20220328014430epcms2p7063834feb0abdf2f38a62723c96c9ff1@epcms2p7>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Precedence: bulk

On 28/03/2022 03:44, 이왕석 wrote:
> This series patches include newly PCIe support for Axis ARTPEC-8 SoC.
> ARTPEC-8 is the SoC platform of Axis Communications.
> PCIe controller driver and phy driver have been newly added.
> There is also a new MAINTAINER in the addition of phy driver.
> PCIe controller is designed based on Design-Ware PCIe controller IP
> and PCIe phy is desinged based on SAMSUNG PHY IP.
> It also includes modifications to the Design-Ware controller driver to 
> run the 64bit-based ARTPEC-8 PCIe controller driver.
> It consists of 6 patches in total.
> 
> This series has been tested on AXIS SW bring-up board 
> with ARTPEC-8 chipset.

You lost mail threading. This makes reading this difficult for us. Plus
you sent something non-applicable (patch #2), so please resend.

Knowing recent Samsung reluctance to extend existing drivers and always
duplicate, please provide description/analysis why this driver cannot be
combined with existing driver. The answer like: we need several syscon
because we do not implement other frameworks (like interconnect) are not
valid.

Best regards,
Krzysztof