Received: by 2002:a05:6a10:2726:0:0:0:0 with SMTP id ib38csp4974458pxb; Mon, 28 Mar 2022 06:21:26 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzdK+7eMGb61RwiW7Zyv4xOPU84DIUN4lIW9MrUBbQORn5C8L9jx4YIhLBdt7nWz1Hs3qyQ X-Received: by 2002:aca:34d4:0:b0:2ef:89bc:ddf4 with SMTP id b203-20020aca34d4000000b002ef89bcddf4mr13554680oia.142.1648473685853; Mon, 28 Mar 2022 06:21:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1648473685; cv=none; d=google.com; s=arc-20160816; b=NvWfEL3tyyco3f58vsyAR8y12MWoZHEVnQdkgOYEgZoiqhNBp2sO3ooGD9VaPiBCDP s60G0c1J+i/Yg+SWd8DfWffoRIDFxEyT7KrSjVMqsMqDW3cYUPrGJgVJw1ONl9BzPZ1n qjo3nSZ+KmDauFeysmX1dWmM/8XCh4mSeeGX3FMzRj3I0luLD/CTKNgwDMM87Mdj7jHO LP0JNE0fN+jVvpH5qiCZXt9Wxrz9xqH7k7AIyq67S2M5Ln6wbkfHmSnGpcwx77eDHeXo FtXnr6d7RF1Gruh/2On12YnMIXkWP614wd7yHEZj5WOMsqouQVxipkLCLFpW48i1tEKm U2mw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id; bh=PzhSx8Iaz14LUThwrw+SruXur1R7Iocpc3CaM6hr3gI=; b=tXZAo3S9rqpPgqxNv/aY65PT4dhtKqp0xoAXwdLT4i8e9mtibr+L73P2KA3/vtkp64 T7OR8xlQfBrksI90vHvcMAgHzZONz1Q+pCvLJVRaP3dYbF+pwmfRToE8Ze4PG0YJ3OwU eH5oCV41BC3v7C3tKgpMGRSrlhfPpqLdIHAFoWqj/wDiM+sw7ZtZxFnWK+yeuHBXaajH L0rC+s8fgk+f6DZzl6MOmiWDhghHF6TixqH/hW833I2Z7QkYTjSVAUCIbcf5ORa+1lMS mLHaO5rZBn2bD2WiFbHp7HfhHZX7oG/NQGcqwR1F1YoOeIaaBeyMuVvFTeoti4sHRoY+ PsMQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id x22-20020a9d6296000000b005cb2fc137d2si9356346otk.78.2022.03.28.06.21.11; Mon, 28 Mar 2022 06:21:25 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240328AbiC1KnS (ORCPT + 99 others); Mon, 28 Mar 2022 06:43:18 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47604 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S240319AbiC1KnQ (ORCPT ); Mon, 28 Mar 2022 06:43:16 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id C896854FA5 for ; Mon, 28 Mar 2022 03:41:35 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 7E45ED6E; Mon, 28 Mar 2022 03:41:35 -0700 (PDT) Received: from [10.57.40.97] (unknown [10.57.40.97]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 429C23F66F; Mon, 28 Mar 2022 03:41:34 -0700 (PDT) Message-ID: <4ef77445-b58d-a71a-0ddc-70e308ea99c8@arm.com> Date: Mon, 28 Mar 2022 11:41:48 +0100 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.5.0 Subject: Re: [PATCH v3 00/15] Make ETM register accesses consistent with sysreg.h Content-Language: en-US To: Mathieu Poirier Cc: suzuki.poulose@arm.com, coresight@lists.linaro.org, mike.leach@linaro.org, anshuman.khandual@arm.com, leo.yan@linaro.com, Leo Yan , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org References: <20220304171913.2292458-1-james.clark@arm.com> <20220323162257.GC3248686@p14s> From: James Clark In-Reply-To: <20220323162257.GC3248686@p14s> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit X-Spam-Status: No, score=-6.9 required=5.0 tests=BAYES_00,NICE_REPLY_A, RCVD_IN_DNSWL_HI,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 23/03/2022 16:22, Mathieu Poirier wrote: > On Fri, Mar 04, 2022 at 05:18:57PM +0000, James Clark wrote: >> Changes since v2: >> * Implement Mike's suggestion of not having _SHIFT and using the existing >> FIELD_GET and FIELD_PREP methods. >> * Dropped the change to add the new REG_VAL macro because of the above. >> * FIELD_PREP could be used in some trivial cases, but in some cases the >> shift is still required but can be calculated with __bf_shf >> * Improved the commit messages. >> * The change is still binary equivalent, but requires an extra step >> mentioned at the end of this cover letter. >> >> Applies to coresight/next 3619ee28488 >> Also available at https://gitlab.arm.com/linux-arm/linux-jc/-/tree/james-cs-register-refactor-v3 >> >> To check for binary equivalence follow the same steps in the cover letter >> of v2, but apply the following change to coresight-priv.h. This is because >> the existing version of the macros wrap the expression in a new scope {} >> that flips something in the compiler: >> >> #undef FIELD_GET >> #define FIELD_GET(_mask, _reg) (((_reg) & (_mask)) >> __bf_shf(_mask)) >> #undef FIELD_PREP >> #define FIELD_PREP(_mask, _val) (((_val) << __bf_shf(_mask)) & (_mask)) >> >> Thanks >> James >> >> James Clark (15): >> coresight: etm4x: Cleanup TRCIDR0 register accesses >> coresight: etm4x: Cleanup TRCIDR2 register accesses >> coresight: etm4x: Cleanup TRCIDR3 register accesses >> coresight: etm4x: Cleanup TRCIDR4 register accesses >> coresight: etm4x: Cleanup TRCIDR5 register accesses >> coresight: etm4x: Cleanup TRCCONFIGR register accesses >> coresight: etm4x: Cleanup TRCEVENTCTL1R register accesses >> coresight: etm4x: Cleanup TRCSTALLCTLR register accesses >> coresight: etm4x: Cleanup TRCVICTLR register accesses >> coresight: etm3x: Cleanup ETMTECR1 register accesses >> coresight: etm4x: Cleanup TRCACATRn register accesses >> coresight: etm4x: Cleanup TRCSSCCRn and TRCSSCSRn register accesses >> coresight: etm4x: Cleanup TRCSSPCICRn register accesses >> coresight: etm4x: Cleanup TRCBBCTLR register accesses >> coresight: etm4x: Cleanup TRCRSCTLRn register accesses >> >> .../coresight/coresight-etm3x-core.c | 2 +- >> .../coresight/coresight-etm3x-sysfs.c | 2 +- >> .../coresight/coresight-etm4x-core.c | 136 +++++-------- >> .../coresight/coresight-etm4x-sysfs.c | 180 +++++++++--------- >> drivers/hwtracing/coresight/coresight-etm4x.h | 122 ++++++++++-- >> 5 files changed, 244 insertions(+), 198 deletions(-) > > I am done reviewing this set. I will wait until rc1 or rc2 before moving > forward. If there are other comments needing a respin then I will wait for the > next revision. Otherwise I will apply this one after correcting the extra lines > at the end of patch 15. > Thanks for the review! > Thanks, > Mathieu > >> >> -- >> 2.28.0 >>