Received: by 2002:a05:6a10:2726:0:0:0:0 with SMTP id ib38csp503197pxb; Tue, 29 Mar 2022 07:01:24 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxeiuCHBMgxCDkpF/HjSzz16K4Oowtp9W8vh1ciefRei8BUchHciL81lgsg+8mOiDG4FzXi X-Received: by 2002:a17:90b:3a82:b0:1c7:bc91:a87e with SMTP id om2-20020a17090b3a8200b001c7bc91a87emr4693536pjb.7.1648562483894; Tue, 29 Mar 2022 07:01:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1648562483; cv=none; d=google.com; s=arc-20160816; b=PdCooCGJ0nGYwHcHIgWKMdXwDIvLlHyPyVksI8byIf+B9sQ8Fs9LdVxPz1yH5/4vr4 1jAn8ZS80zlmJnDfaiByy9zyQcNlp4OGfOj9N038w41wFWUCOBV9RI4W9cvSddnvPIL5 hg5kAZL9EHeUZfxONo0JrGfscxUMLEvGexdpaW/Mv2/JYCfGaeI7VjgDfzwo93dUQXPd fYp/zAVYsnbjHDOI8Mrv576jjCVIRDeqLqfDt5U/95TSk2keTssG9KHNd0i1NIfHU4CA m+AO1wewEIhQJW+e4EJDdi4Sh+f86qU5f12u7QLU8ofJosLvnP8nzUDmPzMesAEUSQ06 QU8g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-transfer-encoding :content-disposition:mime-version:references:mail-followup-to :message-id:subject:cc:to:from:date:dkim-signature; bh=lFgsYM4zWagmGFR0mX6PcOwk+1vvvPuWIVIxk5q1HzY=; b=hsRjsL7oGapFaeSmF1cxQPvI26P5kzFszt0vG/QyxW9qentUuswU5/ArARsqPCyItP 9U7+Yy9siUrn/gc6aWlcvrZcVobdQYzCwyUroI7NsDYUrhDNouasDQ0y7p30GR7UP/C/ +OMpZOB0y1zbuH67QvSiinyllnkpJQOvqqF4H/mW2g3zGuJWeVzO3wofkM8TEIOhU9g0 zlmADVcJP8A/sanS/vYTXplUisd1VKt7EJ/3s9HN23TFOZeyVt4wx+s6Z9eQ3AFqoFMQ Tw0z2H5QsaCIvVjNNvcufy0KIxnrk3dHGe8nT1cpzCIzfJVEOvYXMIiauTBvbS8DjvqT EL0w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ffwll.ch header.s=google header.b=hvVW6Qkf; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id lw6-20020a17090b180600b001bd14e03060si4065461pjb.56.2022.03.29.07.00.37; Tue, 29 Mar 2022 07:01:23 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ffwll.ch header.s=google header.b=hvVW6Qkf; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234085AbiC2IoK (ORCPT + 99 others); Tue, 29 Mar 2022 04:44:10 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35616 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232372AbiC2IoI (ORCPT ); Tue, 29 Mar 2022 04:44:08 -0400 Received: from mail-wr1-x443.google.com (mail-wr1-x443.google.com [IPv6:2a00:1450:4864:20::443]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4E81D2414C5 for ; Tue, 29 Mar 2022 01:42:25 -0700 (PDT) Received: by mail-wr1-x443.google.com with SMTP id m30so23731904wrb.1 for ; Tue, 29 Mar 2022 01:42:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ffwll.ch; s=google; h=date:from:to:cc:subject:message-id:mail-followup-to:references :mime-version:content-disposition:content-transfer-encoding :in-reply-to; bh=lFgsYM4zWagmGFR0mX6PcOwk+1vvvPuWIVIxk5q1HzY=; b=hvVW6QkfUoJI7v+QSqi4yNrySbRNmw6dpN3LGpOoEN+D5BX0bDR5eMx3aXp0NJl47N KOKHZ2JRZUpYhPm5RhWck5cLNWp2nTzcW13KOo0EzQkLMh7zcAdwHPty91/OFL/Yf33K b3pfLfKWpmSo1+KfbbJPJQup0g3wrzlk7QejA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:date:from:to:cc:subject:message-id :mail-followup-to:references:mime-version:content-disposition :content-transfer-encoding:in-reply-to; bh=lFgsYM4zWagmGFR0mX6PcOwk+1vvvPuWIVIxk5q1HzY=; b=Kl1yNAbcJaxUdEdZ+Tb+52dnSRSBWcBq2AICTgCWihNFSEbkW7iKq9Ai2JOGngsY+i dfk+AB56JFa3QUMu+sk2P04A8uIP5EzGQ2o+4DhO+oqVefsPmD4zNi1wRZTWgxLe+FSe JzCC8u9vq+k4RrnSNc5hvhazinNfshQ7Vk8dPqRb/nF+WSZ9biQAJY+DrOX/+p95hA8z Yy7uYXbuCffUqfX2qihQWkdblLPXNBhv37CtUZ8xtZvcZyPl5IGyebMsWN1pzO8J48Q0 43RtPuywQJrmVT4Wud5qqlNDjJDHY5M3Wn+bPC5ohm24Yu0NBKJlijHOZw49zikjeMDX +qFA== X-Gm-Message-State: AOAM533dXS47XMagC/93eWvbPR6vj+32HzODGwn2ooDgo8K0Al3VxuwR IfQkQrhfjad0RfhoPWhbcl3nHw== X-Received: by 2002:a5d:4091:0:b0:203:f2a6:66f0 with SMTP id o17-20020a5d4091000000b00203f2a666f0mr29509943wrp.481.1648543343815; Tue, 29 Mar 2022 01:42:23 -0700 (PDT) Received: from phenom.ffwll.local ([2a02:168:57f4:0:efd0:b9e5:5ae6:c2fa]) by smtp.gmail.com with ESMTPSA id bg20-20020a05600c3c9400b0037fa5c422c8sm1725908wmb.48.2022.03.29.01.42.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 29 Mar 2022 01:42:23 -0700 (PDT) Date: Tue, 29 Mar 2022 10:42:20 +0200 From: Daniel Vetter To: "T.J. Mercier" Cc: David Airlie , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Jonathan Corbet , Greg Kroah-Hartman , Arve =?iso-8859-1?B?SGr4bm5lduVn?= , Todd Kjos , Martijn Coenen , Joel Fernandes , Christian Brauner , Hridya Valsaraju , Suren Baghdasaryan , Sumit Semwal , Christian =?iso-8859-1?Q?K=F6nig?= , Benjamin Gaignard , Liam Mark , Laura Abbott , Brian Starkey , John Stultz , Tejun Heo , Zefan Li , Johannes Weiner , Shuah Khan , Kalesh Singh , Kenny.Ho@amd.com, Michal =?iso-8859-1?Q?Koutn=FD?= , Shuah Khan , dri-devel@lists.freedesktop.org, linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, linaro-mm-sig@lists.linaro.org, cgroups@vger.kernel.org, linux-kselftest@vger.kernel.org, Daniel Vetter Subject: Re: [RFC v4 4/8] dmabuf: heaps: export system_heap buffers with GPU cgroup charging Message-ID: Mail-Followup-To: "T.J. Mercier" , David Airlie , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Jonathan Corbet , Greg Kroah-Hartman , Arve =?iso-8859-1?B?SGr4bm5lduVn?= , Todd Kjos , Martijn Coenen , Joel Fernandes , Christian Brauner , Hridya Valsaraju , Suren Baghdasaryan , Sumit Semwal , Christian =?iso-8859-1?Q?K=F6nig?= , Benjamin Gaignard , Liam Mark , Laura Abbott , Brian Starkey , John Stultz , Tejun Heo , Zefan Li , Johannes Weiner , Shuah Khan , Kalesh Singh , Kenny.Ho@amd.com, Michal =?iso-8859-1?Q?Koutn=FD?= , Shuah Khan , dri-devel@lists.freedesktop.org, linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, linaro-mm-sig@lists.linaro.org, cgroups@vger.kernel.org, linux-kselftest@vger.kernel.org References: <20220328035951.1817417-1-tjmercier@google.com> <20220328035951.1817417-5-tjmercier@google.com> MIME-Version: 1.0 Content-Type: text/plain; charset=iso-8859-1 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: X-Operating-System: Linux phenom 5.10.0-8-amd64 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Mar 28, 2022 at 11:28:24AM -0700, T.J. Mercier wrote: > On Mon, Mar 28, 2022 at 7:36 AM Daniel Vetter wrote: > > > > On Mon, Mar 28, 2022 at 03:59:43AM +0000, T.J. Mercier wrote: > > > From: Hridya Valsaraju > > > > > > All DMA heaps now register a new GPU cgroup device upon creation, and the > > > system_heap now exports buffers associated with its GPU cgroup device for > > > tracking purposes. > > > > > > Signed-off-by: Hridya Valsaraju > > > Signed-off-by: T.J. Mercier > > > > > > --- > > > v3 changes > > > Use more common dual author commit message format per John Stultz. > > > > > > v2 changes > > > Move dma-buf cgroup charge transfer from a dma_buf_op defined by every > > > heap to a single dma-buf function for all heaps per Daniel Vetter and > > > Christian K?nig. > > > > Apologies for being out of the loop quite a bit. I scrolled through this > > all and I think it looks good to get going. > > > > The only thing I have is whether we should move the cgroup controllers out > > of dma-buf heaps, since that's rather android centric. E.g. > > - a system gpucg_device which is used by all the various single page > > allocators (dma-buf heap but also shmem helpers and really anything > > else) > > - same for cma, again both for dma-buf heaps and also for the gem cma > > helpers in drm > > Thanks Daniel, in general that makes sense to me as an approach to > making this more universal. However for the Android case I'm not sure > if the part about a single system gpucg_device would be sufficient, > because there are at least 12 different graphics related heaps that > could potentially be accounted/limited differently. [1] So that > raises the question of how fine grained we want this to be... I tend > towards separating them all, but I haven't formed a strong opinion > about this at the moment. It sounds like you are in favor of a > smaller, more rigidly defined set of them? Either way, we need to add > code for accounting at points where we know memory is specifically for > graphics use and not something else right? (I.E. Whether it is a > dma-buf heap or somewhere like drm_gem_object_init.) So IIUC the only > question is what to use for the gpucg_device(s) at these locations. We don't have 12 in upstream, so this is a lot easier here :-) I'm not exactly sure why you have such a huge pile of them. For gem buffers it would be fairly similar to what you've done for dma-buf heaps I think, with the various helper libraries (drivers stopped hand-rolling their gem buffer) setting the right accounting group. And yeah for system memory I think we'd need to have standard ones, for driver specific ones it's kinda different. > [1] https://cs.android.com/android/platform/superproject/+/master:hardware/google/graphics/common/libion/ion.cpp;l=39-50 > > > > > Otherwise this will only work on non-upstream android where gpu drivers > > allocate everything from dma-buf heap. If you use something like the x86 > > android project with mesa drivers, then driver-internal buffers will be > > allocated through gem and not through dma-buf heaps. Or at least I think > > that's how it works. > > > > But also meh, we can fix this fairly easily later on by adding these > > standard gpucg_dev somwehere with a bit of kerneldoc. > > This is what I was thinking would happen next, but IDK if anyone sees > a more central place to do this type of use-specific accounting. Hm I just realized ... are the names in the groups abi? If yes then I think we need to fix this before we merge anything. -Daniel > > > > > Anyway has my all my ack, but don't count this as my in-depth review :-) > > -Daniel > > Thanks again for taking a look! > > > > > --- > > > drivers/dma-buf/dma-heap.c | 27 +++++++++++++++++++++++++++ > > > drivers/dma-buf/heaps/system_heap.c | 3 +++ > > > include/linux/dma-heap.h | 11 +++++++++++ > > > 3 files changed, 41 insertions(+) > > > > > > diff --git a/drivers/dma-buf/dma-heap.c b/drivers/dma-buf/dma-heap.c > > > index 8f5848aa144f..885072427775 100644 > > > --- a/drivers/dma-buf/dma-heap.c > > > +++ b/drivers/dma-buf/dma-heap.c > > > @@ -7,6 +7,7 @@ > > > */ > > > > > > #include > > > +#include > > > #include > > > #include > > > #include > > > @@ -31,6 +32,7 @@ > > > * @heap_devt heap device node > > > * @list list head connecting to list of heaps > > > * @heap_cdev heap char device > > > + * @gpucg_dev gpu cgroup device for memory accounting > > > * > > > * Represents a heap of memory from which buffers can be made. > > > */ > > > @@ -41,6 +43,9 @@ struct dma_heap { > > > dev_t heap_devt; > > > struct list_head list; > > > struct cdev heap_cdev; > > > +#ifdef CONFIG_CGROUP_GPU > > > + struct gpucg_device gpucg_dev; > > > +#endif > > > }; > > > > > > static LIST_HEAD(heap_list); > > > @@ -216,6 +221,26 @@ const char *dma_heap_get_name(struct dma_heap *heap) > > > return heap->name; > > > } > > > > > > +#ifdef CONFIG_CGROUP_GPU > > > +/** > > > + * dma_heap_get_gpucg_dev() - get struct gpucg_device for the heap. > > > + * @heap: DMA-Heap to get the gpucg_device struct for. > > > + * > > > + * Returns: > > > + * The gpucg_device struct for the heap. NULL if the GPU cgroup controller is > > > + * not enabled. > > > + */ > > > +struct gpucg_device *dma_heap_get_gpucg_dev(struct dma_heap *heap) > > > +{ > > > + return &heap->gpucg_dev; > > > +} > > > +#else /* CONFIG_CGROUP_GPU */ > > > +struct gpucg_device *dma_heap_get_gpucg_dev(struct dma_heap *heap) > > > +{ > > > + return NULL; > > > +} > > > +#endif /* CONFIG_CGROUP_GPU */ > > > + > > > struct dma_heap *dma_heap_add(const struct dma_heap_export_info *exp_info) > > > { > > > struct dma_heap *heap, *h, *err_ret; > > > @@ -288,6 +313,8 @@ struct dma_heap *dma_heap_add(const struct dma_heap_export_info *exp_info) > > > list_add(&heap->list, &heap_list); > > > mutex_unlock(&heap_list_lock); > > > > > > + gpucg_register_device(dma_heap_get_gpucg_dev(heap), exp_info->name); > > > + > > > return heap; > > > > > > err2: > > > diff --git a/drivers/dma-buf/heaps/system_heap.c b/drivers/dma-buf/heaps/system_heap.c > > > index ab7fd896d2c4..752a05c3cfe2 100644 > > > --- a/drivers/dma-buf/heaps/system_heap.c > > > +++ b/drivers/dma-buf/heaps/system_heap.c > > > @@ -395,6 +395,9 @@ static struct dma_buf *system_heap_allocate(struct dma_heap *heap, > > > exp_info.ops = &system_heap_buf_ops; > > > exp_info.size = buffer->len; > > > exp_info.flags = fd_flags; > > > +#ifdef CONFIG_CGROUP_GPU > > > + exp_info.gpucg_dev = dma_heap_get_gpucg_dev(heap); > > > +#endif > > > exp_info.priv = buffer; > > > dmabuf = dma_buf_export(&exp_info); > > > if (IS_ERR(dmabuf)) { > > > diff --git a/include/linux/dma-heap.h b/include/linux/dma-heap.h > > > index 0c05561cad6e..e447a61d054e 100644 > > > --- a/include/linux/dma-heap.h > > > +++ b/include/linux/dma-heap.h > > > @@ -10,6 +10,7 @@ > > > #define _DMA_HEAPS_H > > > > > > #include > > > +#include > > > #include > > > > > > struct dma_heap; > > > @@ -59,6 +60,16 @@ void *dma_heap_get_drvdata(struct dma_heap *heap); > > > */ > > > const char *dma_heap_get_name(struct dma_heap *heap); > > > > > > +/** > > > + * dma_heap_get_gpucg_dev() - get a pointer to the struct gpucg_device for the > > > + * heap. > > > + * @heap: DMA-Heap to retrieve gpucg_device for. > > > + * > > > + * Returns: > > > + * The gpucg_device struct for the heap. > > > + */ > > > +struct gpucg_device *dma_heap_get_gpucg_dev(struct dma_heap *heap); > > > + > > > /** > > > * dma_heap_add - adds a heap to dmabuf heaps > > > * @exp_info: information needed to register this heap > > > -- > > > 2.35.1.1021.g381101b075-goog > > > > > > > -- > > Daniel Vetter > > Software Engineer, Intel Corporation > > http://blog.ffwll.ch -- Daniel Vetter Software Engineer, Intel Corporation http://blog.ffwll.ch