Received: by 2002:a05:6a10:2726:0:0:0:0 with SMTP id ib38csp1797911pxb; Wed, 30 Mar 2022 10:14:28 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxvhnjVROrhob3u5QibR7CzI12fwxXcKl81JanuW0jB0xJMTFcZ3NQmDuA3/LXnTBN2HEdI X-Received: by 2002:aa7:8b14:0:b0:4f7:83b1:2e0b with SMTP id f20-20020aa78b14000000b004f783b12e0bmr515450pfd.37.1648660468319; Wed, 30 Mar 2022 10:14:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1648660468; cv=none; d=google.com; s=arc-20160816; b=K1KGgR+24Iu1YLN/IkTqcXnfpyFcykkoZ58/8hEkyQw5Wc7zPvSFZN5ROeZhDqpyXu wNO60UrT4JWdckiOc6bxQHfznHdzEVXXGnYKgkz7XRGmSLthOsrdTJAuI7+VJpC0Y0pb e09PyXrVCOTzO3c67Yko1g2WLlcChWmGindESnmK+L0TlV9k82nRr8uFf5FJNUy48OXi YB7aL9PA6EG59eeB2/qCkw9zkeJjHowmKfqZpMFtLaO3j1OGo+wrMOJ798jsdth3wGXx 8c76BcmsEq0XmV7YcTA7YLJ2bpYizB/+FmO7ruQqBh9i4CG7Qs4CXcdbERniQfqQNLYl UExw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id; bh=mBHkumax0RzUBrMr70FW7wIhI9BG1X/0XRTsK9pCgxo=; b=cKYjBbsbc0W0uzojpC74mUW9vhrmb4zH9bE3VGLsWBpAM4VvEsaQBDdJhkBnor3Ree 1KdtJh6+4hnv+BA3YayVSQxvNeDUltsAwPGsKIn9U4Ifc5V7IsSr7SxMU70ZTGjVExuS 74Ug96ZePhfRCEVH6xA33XCQSRyHJ3YWuViYPahcmRgjN/eCtI5q7jcKQzareDVVQnp6 RUDiDdGCcA4AWa3OB9Os7l+MNFmQDa9u5X0aZDSWKFtFAe19UWCL3jz6g2cGN/vwultF /+nbXTRk+eol9pjTDohBoS6rNcqX9e63NI6qZh9lFGBpFaLqWyrFMR1OQwx1BlWCkXnq QVxA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id u8-20020a655c08000000b0038609ba1522si18868373pgr.122.2022.03.30.10.14.13; Wed, 30 Mar 2022 10:14:28 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S243354AbiC3Gf4 (ORCPT + 99 others); Wed, 30 Mar 2022 02:35:56 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50696 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235426AbiC3Gfw (ORCPT ); Wed, 30 Mar 2022 02:35:52 -0400 Received: from mx1.molgen.mpg.de (mx3.molgen.mpg.de [141.14.17.11]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8BF4449CA3 for ; Tue, 29 Mar 2022 23:34:04 -0700 (PDT) Received: from [192.168.0.4] (unknown [95.90.232.238]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits)) (No client certificate requested) (Authenticated sender: pmenzel) by mx.molgen.mpg.de (Postfix) with ESMTPSA id 20DEF61EA192A; Wed, 30 Mar 2022 08:34:03 +0200 (CEST) Message-ID: Date: Wed, 30 Mar 2022 08:34:02 +0200 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.7.0 Subject: Re: [PATCH v2] drm/amdgpu: fix that issue that the number of the crtc of the 3250c is not correct Content-Language: en-US To: Ryan Lin Cc: Chun Ming Zhou , Drew Davenport , Leo Li , leon.li@amd.com, dri-devel@lists.freedesktop.org, Rodrigo Siqueira , linux-kernel@vger.kernel.org, amd-gfx@lists.freedesktop.org, =?UTF-8?Q?Christian_K=c3=b6nig?= , David Airlie , Sean Paul , Louis Li , Daniel Vetter , Bas Nieuwenhuizen , Alex Deucher , =?UTF-8?Q?St=c3=a9phane_Marchesin?= , Nicholas Kazlauskas , Harry Wentland , Mark Yacoub References: <20220127081237.13903-1-Tsung-Hua.Lin@amd.com> <20220330024643.162230-1-tsung-hua.lin@amd.com> From: Paul Menzel In-Reply-To: <20220330024643.162230-1-tsung-hua.lin@amd.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-4.2 required=5.0 tests=BAYES_00,NICE_REPLY_A, RCVD_IN_DNSWL_MED,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Dear Tsung-Hua, Thank you for your patch. Am 30.03.22 um 04:46 schrieb Ryan Lin: The commit message summary is quite long and confusing. Maybe: Use 3 CRTC for 3250c to get internal display working > [Why] > External displays take priority over internal display when there are fewer > display controllers than displays. This causes the internal display to not work on the Chromebook google/zork. > [How] > The root cause is because of that number of the crtc is not correct. The root cause is the incorrect number of four configured CRTCs. > The number of the crtc on the 3250c is 3, but on the 3500c is 4. > On the source code, we can see that number of the crtc has been fixed at 4. > Needs to set the num_crtc to 3 for 3250c platform. Please do not wrap lines after each sentence, and use a text width of 75 characters. > v2: > - remove unnecessary comments and Id > > Signed-off-by: Ryan Lin > > --- > drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c | 12 +++++++++--- > 1 file changed, 9 insertions(+), 3 deletions(-) > > diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c > index 40c91b448f7da..455a2c45e8cda 100644 > --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c > +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c > @@ -2738,9 +2738,15 @@ static int dm_early_init(void *handle) > break; > #if defined(CONFIG_DRM_AMD_DC_DCN1_0) > case CHIP_RAVEN: > - adev->mode_info.num_crtc = 4; > - adev->mode_info.num_hpd = 4; > - adev->mode_info.num_dig = 4; > + if (adev->rev_id >= 8) { Is there some define for that number? Maybe add a comment, that it’s for 3250c? Kind regards, Paul > + adev->mode_info.num_crtc = 3; > + adev->mode_info.num_hpd = 3; > + adev->mode_info.num_dig = 3; > + } else { > + adev->mode_info.num_crtc = 4; > + adev->mode_info.num_hpd = 4; > + adev->mode_info.num_dig = 4; > + } > break; > #endif > #if defined(CONFIG_DRM_AMD_DC_DCN2_0)