Received: by 2002:a05:6a10:2726:0:0:0:0 with SMTP id ib38csp12407pxb; Wed, 30 Mar 2022 21:24:02 -0700 (PDT) X-Google-Smtp-Source: ABdhPJx63uiyuvBBFaVukA8j+qn5fx+Kjy/vTsWPPy5IE+JxzHaCVN1+7+C99bX6f2qXmBtIZ+v6 X-Received: by 2002:a05:6a00:22d1:b0:4fa:e87c:9424 with SMTP id f17-20020a056a0022d100b004fae87c9424mr3400510pfj.51.1648700642253; Wed, 30 Mar 2022 21:24:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1648700642; cv=none; d=google.com; s=arc-20160816; b=astCP9zBqtEvAmupZBQdAQ8buAjmSpNtB7myLQmaRLtuOz7bEMD9mcb3RiXEi9Pd8s InW72QXDZA3EHYiiOppkPbNby1HZlxbnbb68xY2NKjqYrr1UjsPfq3d2lccIL3MU7p1u zSHtfE91rpt+6VMVYGX2pPbNpmejC+1wRMzToo63wclaZFvIlTGpxan+97KNfVmQQNIE VtaXNVBN6km6DLCQVDlYOiJYF9dWo+4+mdhTs7jySEbq+Y1EYRUzeEEqPbuqKcdJb8gT /I7OwCMWFjRGgW4AaMD+8X3A4jblK77Pr5a1yha2xY5KfvhOeLnASaoKrndbHbb2q8SN nF8w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=X+Cl7u1SBVJXjSMYZZRuR5RgjkzeGEszUEYzMiLGRMc=; b=iNOUqy+/A396aLFxeVZgrhfdbt6bblh86ei6uz+MqtCyQqp9zpDeUj7jaaQMamuJ69 DEh2ajiHv+DE+yI68ws9XcVymhcE07gZ1zENLDHPVLMbUQqlHQ8GyTQxfZ7q/slaCj+C NySNNZa6TbD1F6dbrW3OCOy+scLtGztgAc5tZAQoXyP2hsUfODQz3RXaxb9dtQ9HXy8e hQ60m4dNZU2A8Jxi0GAzLtY1Noxa6bYN49mpWGIx9HChTTRM0Gff8BZtl+vYVNM2SLZA 4VHN7qElOKVq3YLvH7liGM3HCBns5iHY0WJNA9oRUShk4O6wXkp9fs6fWDvdVEOX00Yq rkMA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=PUyieQqQ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [2620:137:e000::1:18]) by mx.google.com with ESMTPS id z2-20020aa79902000000b004fa80fdf3fbsi27389744pff.217.2022.03.30.21.24.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 30 Mar 2022 21:24:02 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=PUyieQqQ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 7CB381B0BCC; Wed, 30 Mar 2022 20:19:42 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1348531AbiC3QFu (ORCPT + 99 others); Wed, 30 Mar 2022 12:05:50 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51340 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1348563AbiC3QFp (ORCPT ); Wed, 30 Mar 2022 12:05:45 -0400 Received: from alexa-out-sd-02.qualcomm.com (alexa-out-sd-02.qualcomm.com [199.106.114.39]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6D3272364E3; Wed, 30 Mar 2022 09:03:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1648656234; x=1680192234; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version; bh=X+Cl7u1SBVJXjSMYZZRuR5RgjkzeGEszUEYzMiLGRMc=; b=PUyieQqQioDHnqN2BGfqyZnTwljZ46jT6/VyhleTuBdpTUhrU0EfzYCo 7P/UikGhTOKa/P75G9fDB+7lJEhZQ4jtinf0KaEhIeqdDmAeFl+wGQD61 BjY4Smy6P13Udt909xhVopvbFryM8DsFSdfych1qNEysWbY1GCoYXs4f5 0=; Received: from unknown (HELO ironmsg05-sd.qualcomm.com) ([10.53.140.145]) by alexa-out-sd-02.qualcomm.com with ESMTP; 30 Mar 2022 09:03:54 -0700 X-QCInternal: smtphost Received: from nasanex01c.na.qualcomm.com ([10.47.97.222]) by ironmsg05-sd.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 30 Mar 2022 09:03:53 -0700 Received: from nalasex01a.na.qualcomm.com (10.47.209.196) by nasanex01c.na.qualcomm.com (10.47.97.222) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Wed, 30 Mar 2022 09:03:52 -0700 Received: from sbillaka-linux.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Wed, 30 Mar 2022 09:03:46 -0700 From: Sankeerth Billakanti To: , , , , CC: Sankeerth Billakanti , , , , , , , , , , , , , , Subject: [PATCH v6 4/8] drm/msm/dp: avoid handling masked interrupts Date: Wed, 30 Mar 2022 21:32:55 +0530 Message-ID: <1648656179-10347-5-git-send-email-quic_sbillaka@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1648656179-10347-1-git-send-email-quic_sbillaka@quicinc.com> References: <1648656179-10347-1-git-send-email-quic_sbillaka@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The interrupt register will still reflect the connect and disconnect interrupt status without generating an actual HW interrupt. The controller driver should not handle those masked interrupts. Signed-off-by: Sankeerth Billakanti --- drivers/gpu/drm/msm/dp/dp_catalog.c | 5 +++-- 1 file changed, 3 insertions(+), 2 deletions(-) diff --git a/drivers/gpu/drm/msm/dp/dp_catalog.c b/drivers/gpu/drm/msm/dp/dp_catalog.c index 3c16f95..1809ce2 100644 --- a/drivers/gpu/drm/msm/dp/dp_catalog.c +++ b/drivers/gpu/drm/msm/dp/dp_catalog.c @@ -608,13 +608,14 @@ u32 dp_catalog_hpd_get_intr_status(struct dp_catalog *dp_catalog) { struct dp_catalog_private *catalog = container_of(dp_catalog, struct dp_catalog_private, dp_catalog); - int isr = 0; + int isr, mask; isr = dp_read_aux(catalog, REG_DP_DP_HPD_INT_STATUS); dp_write_aux(catalog, REG_DP_DP_HPD_INT_ACK, (isr & DP_DP_HPD_INT_MASK)); + mask = dp_read_aux(catalog, REG_DP_DP_HPD_INT_MASK); - return isr; + return isr & (DP_DP_HPD_STATE_STATUS_MASK | mask); } int dp_catalog_ctrl_get_interrupt(struct dp_catalog *dp_catalog) -- 2.7.4