Received: by 2002:a05:6a10:2726:0:0:0:0 with SMTP id ib38csp1005613pxb; Fri, 1 Apr 2022 01:51:57 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyLo4O7GNhd2FV++vEcXmpekym7Ra2hSgEmCsYIzq7RAIBBa+ckOcMddhAPBPuQgt6t1Kxp X-Received: by 2002:a17:903:216:b0:156:1e8d:a81 with SMTP id r22-20020a170903021600b001561e8d0a81mr9045637plh.140.1648803117212; Fri, 01 Apr 2022 01:51:57 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1648803117; cv=none; d=google.com; s=arc-20160816; b=rvLIIu6u1rIyV7GYlKOyW+DQpr5jdIz1I9JxF8lOkAwK0mUwuOjA/v62PujE7i+NVo T8aUQbFPTXgkfxtj3iCRqFsY/GcrWPE4A8RD5gG1nXx2u/8DtyaYfcZTEkhM6p6qisb0 CFavmE01bmq2o1wL5tXd6JNV5PIASqN0wnwcecMb4kSCgZtIcfJP4PNyYmZSoY4QxtW/ QvVoYRCN7hUTOn4LiZ+tWxK5ikYrmrcsjzKt5EbIRYoPk8aWabu8oAbTKKvBmwnpCQ6U T0wLMnTsrRfyIGiCq/tRaADVAdRkztRARs9o4OjdS2wdLBql6pUo+t1wHZ0m8ecCaLCc pCCg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=1GDhbqaax5aWidouY3oA2Yj/XeTuT4P0yaoD+UZ9SKE=; b=Rkf4BVabEeuXZ0ivk64xZwA3pMFeYHk18AHA8dg0LdTn5/zFyF0mbhPfHGIKW0P7tE Ib42NOCbXm3pxhnrO1zBp2480Mw9nZt4bZpwC1eq3VPLX3NKjVgeHHubJiuZFVDSHXbW AimFZE22zMJ8gaacaBuZn1zTRNIloLDZ2/tWwGDpvrbiwOzX0EPUDE16mKvY7ZV1mXhe sseB3Mbz/Zpo6SZkSP8VCeVRzZnL7WO4ONGwxpoLfj8NNUDpX1hsfCcrVGwtdo9bu+SA bU/VoFZ9NFD471lE7jIebO2v017Cd5u+9WWjEw8iX8yAclKQKWXJ6vQxSKdIoI0MWXrG zDAA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id q2-20020a63ae02000000b0039895949d28si1731793pgf.575.2022.04.01.01.51.44; Fri, 01 Apr 2022 01:51:57 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235372AbiCaSge (ORCPT + 99 others); Thu, 31 Mar 2022 14:36:34 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51838 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234799AbiCaSgV (ORCPT ); Thu, 31 Mar 2022 14:36:21 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id C30F063BD2; Thu, 31 Mar 2022 11:34:33 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id A67C613D5; Thu, 31 Mar 2022 11:34:33 -0700 (PDT) Received: from eglon.cambridge.arm.com (eglon.cambridge.arm.com [10.1.196.218]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 091493F718; Thu, 31 Mar 2022 11:34:32 -0700 (PDT) From: James Morse To: stable@vger.kernel.org, linux-kernel@vger.kernel.org Cc: james.morse@arm.com, catalin.marinas@arm.com Subject: [stable:PATCH v4.14.274 05/27] arm64: Add part number for Neoverse N1 Date: Thu, 31 Mar 2022 19:33:38 +0100 Message-Id: <20220331183400.73183-6-james.morse@arm.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20220331183400.73183-1-james.morse@arm.com> References: <20220331183400.73183-1-james.morse@arm.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-6.9 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Marc Zyngier commit 0cf57b86859c49381addb3ce47be70aadf5fd2c0 upstream. New CPU, new part number. You know the drill. Signed-off-by: Marc Zyngier Signed-off-by: Will Deacon Signed-off-by: James Morse --- arch/arm64/include/asm/cputype.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/include/asm/cputype.h b/arch/arm64/include/asm/cputype.h index e862f1f56ad7..35a116577e62 100644 --- a/arch/arm64/include/asm/cputype.h +++ b/arch/arm64/include/asm/cputype.h @@ -88,6 +88,7 @@ #define ARM_CPU_PART_CORTEX_A35 0xD04 #define ARM_CPU_PART_CORTEX_A55 0xD05 #define ARM_CPU_PART_CORTEX_A76 0xD0B +#define ARM_CPU_PART_NEOVERSE_N1 0xD0C #define APM_CPU_PART_POTENZA 0x000 @@ -114,6 +115,7 @@ #define MIDR_CORTEX_A35 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A35) #define MIDR_CORTEX_A55 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A55) #define MIDR_CORTEX_A76 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A76) +#define MIDR_NEOVERSE_N1 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_NEOVERSE_N1) #define MIDR_THUNDERX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX) #define MIDR_THUNDERX_81XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_81XX) #define MIDR_THUNDERX_83XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_83XX) -- 2.30.2