Received: by 2002:a05:6a10:2726:0:0:0:0 with SMTP id ib38csp1064045pxb; Fri, 1 Apr 2022 03:42:54 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzZKkHLHzh2/lQGa+NWt52QuyngkU8BCj0gFS057R+9km9rgIKzTLfBFIJJJmx7KHHohLHw X-Received: by 2002:a17:907:3f07:b0:6e0:2fa0:2482 with SMTP id hq7-20020a1709073f0700b006e02fa02482mr8621062ejc.766.1648809774167; Fri, 01 Apr 2022 03:42:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1648809774; cv=none; d=google.com; s=arc-20160816; b=PBeAj2/i46R8Gyqv1ln5uv/JQCz7/ZSPxOGV+3x4DU+rFtTZW4rAPQIjHgaqUxzVJC phZjhseS3EK+7AStzruYw3Nn1/dnIN1USpj/MWXQ2Jftm+uT4AGAB/DOfePpO4JOUnMv 8DOsYAwrCTocZ0uhCdXTWoTrkD0xnTEM4JjSKywJGsIpuY+4kTiYvm6xGhnsPD1Erpjt W6UgcYOuwvz3KdFMcFupUiX9vhxQnGIp6rHh6aEIncsFQUjnM0KZHHUyQXlbP+wwOz49 SMCHgmwZa1lU/E+sGjfsr7WiTmjApZQ6BkrO6ZrQKVKlsTMobDVIK8zOqH5rFlb2O8ff SQbA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=maU3ld5GL5nuMgTmOZrcbL1BV0ECTPZVuC77C5aYBas=; b=yVT3dnKr1dmxf/BJkJn/IGtGN5x9HFf1EVRfVybpSS0gLVcc00IQqw7toERXbPyf4E 7Oqd/SgBSAdb6aedSlpJZiNVQpYzs5YjEaMshvgvmw4KGD4wjnDTtksZ6oXm0dH1iFF6 oN7eIaHH+/k9chJVfe+t2U2Htus1dH5sLHkvXYR9fC/lOBpnzQWW+yXN4TYCdY3etI6n 6+gPNGzeOuoj5fAxfJAy/Yrt8DEAbyjOdKqvRNER/ZMewwXEAgz+eA5n3TOv7Kko/q2H 00qPLzCySM6kqeIDTiQxKGykSYmP1v8LWlYXTxIg+qfbfY2esDicfn1FZUNAwPf5sQN3 UtNA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id f11-20020a50bf0b000000b004195a99a8aesi1472395edk.238.2022.04.01.03.42.28; Fri, 01 Apr 2022 03:42:54 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235475AbiCaSgq (ORCPT + 99 others); Thu, 31 Mar 2022 14:36:46 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52072 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234902AbiCaSgY (ORCPT ); Thu, 31 Mar 2022 14:36:24 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 6852C1DFDC6; Thu, 31 Mar 2022 11:34:36 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 4C17B139F; Thu, 31 Mar 2022 11:34:36 -0700 (PDT) Received: from eglon.cambridge.arm.com (eglon.cambridge.arm.com [10.1.196.218]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id A28A73F718; Thu, 31 Mar 2022 11:34:35 -0700 (PDT) From: James Morse To: stable@vger.kernel.org, linux-kernel@vger.kernel.org Cc: james.morse@arm.com, catalin.marinas@arm.com Subject: [stable:PATCH v4.14.274 08/27] arm64: Add Cortex-X2 CPU part definition Date: Thu, 31 Mar 2022 19:33:41 +0100 Message-Id: <20220331183400.73183-9-james.morse@arm.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20220331183400.73183-1-james.morse@arm.com> References: <20220331183400.73183-1-james.morse@arm.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-6.9 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Anshuman Khandual commit 72bb9dcb6c33cfac80282713c2b4f2b254cd24d1 upstream. Add the CPU Partnumbers for the new Arm designs. Cc: Will Deacon Cc: Suzuki Poulose Cc: linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org Signed-off-by: Anshuman Khandual Reviewed-by: Suzuki K Poulose Link: https://lore.kernel.org/r/1642994138-25887-2-git-send-email-anshuman.khandual@arm.com Signed-off-by: Catalin Marinas Signed-off-by: James Morse --- arch/arm64/include/asm/cputype.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/include/asm/cputype.h b/arch/arm64/include/asm/cputype.h index e289ea2aba07..de5cbd7614f8 100644 --- a/arch/arm64/include/asm/cputype.h +++ b/arch/arm64/include/asm/cputype.h @@ -91,6 +91,7 @@ #define ARM_CPU_PART_NEOVERSE_N1 0xD0C #define ARM_CPU_PART_CORTEX_A77 0xD0D #define ARM_CPU_PART_CORTEX_A710 0xD47 +#define ARM_CPU_PART_CORTEX_X2 0xD48 #define ARM_CPU_PART_NEOVERSE_N2 0xD49 #define APM_CPU_PART_POTENZA 0x000 @@ -121,6 +122,7 @@ #define MIDR_NEOVERSE_N1 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_NEOVERSE_N1) #define MIDR_CORTEX_A77 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A77) #define MIDR_CORTEX_A710 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A710) +#define MIDR_CORTEX_X2 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_X2) #define MIDR_NEOVERSE_N2 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_NEOVERSE_N2) #define MIDR_THUNDERX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX) #define MIDR_THUNDERX_81XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_81XX) -- 2.30.2