Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Liu Ying <victor.liu@nxp.com>
To:     linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
        dri-devel@lists.freedesktop.org,
        linux-arm-kernel@lists.infradead.org
Cc:     kishon@ti.com, vkoul@kernel.org, robh+dt@kernel.org,
        a.hajda@samsung.com, narmstrong@baylibre.com,
        Laurent.pinchart@ideasonboard.com, jonas@kwiboo.se,
        jernej.skrabec@siol.net, airlied@linux.ie, daniel@ffwll.ch,
        shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de,
        festevam@gmail.com, linux-imx@nxp.com, agx@sigxcpu.org,
        robert.chiras@nxp.com, martin.kepplinger@puri.sm,
        robert.foss@linaro.org, Rob Herring <robh@kernel.org>
Subject: [PATCH v6 3/5] dt-bindings: phy: Convert mixel,mipi-dsi-phy to json-schema
Date:   Sat,  2 Apr 2022 12:03:23 +0800
Message-Id: <20220402040325.2465222-4-victor.liu@nxp.com>
In-Reply-To: <20220402040325.2465222-1-victor.liu@nxp.com>
References: <20220402040325.2465222-1-victor.liu@nxp.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?QVpNaGthV0dzR3EvWXZkRTRiQmlvSmE1S3NYK1VKV2ZKZWtpcHVsL0VBbFhu?=
 =?utf-8?B?LzZnVGRnL09MV3NycnB2eHgzWnFuNVFlM1hNNy9NMGYvL0RmcHB6NWdsQmFq?=
 =?utf-8?B?eEdNQWN2QjVqMTVpOHdiYWl1YVRkUmc3ZmlmTUxnSDlFQjZZT3pFdk1tSSt1?=
 =?utf-8?B?RGR5YjUrTWZZTmorYnlBQko2TXpPSmtPcVVFS0dZdlN2QTF2MWFrZUFuK1Bt?=
 =?utf-8?B?L21UOEZEbCtrcFQ1WEFNTU5xRGg2YkIxS3NwSzhHdmE1NWNJNTliRE1sbXMz?=
 =?utf-8?B?SEQzTVQrcllkaGlWRysyMU1YeVRsZDBOUnVuZjV1YlY3UEZDck5Xc3h6ck9D?=
 =?utf-8?B?eE9vR0xyeTVXRzNreng1aGhkNEVuNHB1VWVXblE1NWY3Zzk1anRFajBvdHAr?=
 =?utf-8?B?UVR1dWt4Y2xCcUFVbDdxVWhua1VEUFA0T09PL2hrOTRIb1FZVzBuV1ZVUlhH?=
 =?utf-8?B?bTVJUXkzNld6Q1ZjNFRUd1pNNkFPaUpjK1ZVcFhEUWFHZncyZldvUjhnaVpI?=
 =?utf-8?B?MnhnenB6VXRXd0tjNXgxekt1dHpoa1dvZmVuL0JMcGhhSnNtaGgwMGhoODZM?=
 =?utf-8?B?cEIrSVhwV28zSWtEK0VGTGgwWDhpT3R0NEw3VWJZNERHQ1lzT0hzOCttcTY1?=
 =?utf-8?B?Wm9WUlZsdWNUVy84ZjdpK0tDRTN4MEEyYTJtdVdZaHc5dVQ0bTNGSm9GdjlL?=
 =?utf-8?B?ZjhYeWxJSmJLaEhpU1lrajZEaTl3R3VkVE8rdVM0VDkwM3kwdlhSdVowMTdx?=
 =?utf-8?B?V0JIby9FOTM5MTJLbmVHdmV3ZGp2V2JwY0lYMFgzY2hRZVJ4Y2dVT2lzUjdR?=
 =?utf-8?B?MUxJK1NWeTVPTzVHOS9HUXk2OUtDV0JjcTBabWJyOCtzNzF2UUp1ZEJmK3NC?=
 =?utf-8?B?RlpBcC9kRlF0RmVnSmZVNjhvTzZlZnloUVp5L2NTdGFnNUNRb3VVWFl6NFU5?=
 =?utf-8?B?eDNuMXM5Y2VMNWxCR2lGQXFUUUkrWmN3cXlzdnJReVBDNVJnRitnMittd09U?=
 =?utf-8?B?VTVJcTNtMnFrdktFa0R1bzFuanB5U3kyT0hRNEhFbm1lbDFBck83dk5JV2tS?=
 =?utf-8?B?NU5KWjBmcklQYkZ1Q3FIcnVpZW9uc0NTWWVzZ0daN0ZIODF0QXpYU1p5emhn?=
 =?utf-8?B?a3J5N0FoeGZVYjZaeVpWOEVCbFJwK3BlM0YweFRMU2dldHZwSXdPTkZ2VlZr?=
 =?utf-8?B?Z3hLYmErNTl3ZjYwT0QyUW9RNlI0TnZ0ajFEOFlINmllM1JHYWx1TnY3MmJT?=
 =?utf-8?B?c3VNck9HbTVTUlEvcC9rYVhCQ2UvM2FvSmZZTWgrbm9pZng5ajZ0QitmekxE?=
 =?utf-8?B?d2NxazVTMEY3RzhNQ0l1WG5PL0IzVGY1bUt6N0M3d1pBNUVkTit3NnkvUTVL?=
 =?utf-8?B?Y0Y4djZUMkJNT2NvS1FxRlZzOUVOaVBrNnFRTGsrdGFvS0I1VExJc1BWSVBM?=
 =?utf-8?B?azd1WFVPU3Z0a1Q4MWxhbFRiTkxQS1YrVk1nZzU5ZTJ0Wk9OZ0gzVCtiZ1ov?=
 =?utf-8?B?MTJBSTEzV05wR3Y4cWlVYWgvc0h1RTNEeWVpd29qTlNTRnB1Z3ZNWDMvV0sr?=
 =?utf-8?B?QlI0SEZFSkxvQW9LQkxNbjVOc0xWYmZodGdmcWFmQ0o2MUZSRzJydzY1NFRW?=
 =?utf-8?B?aHlWN3FMK2NBajdFKzNhZk5yenNSc3c0UUNGRU42ZW8zcGIxY1RXSk9Ya25M?=
 =?utf-8?B?eTU4L0NneFNGeVEvVExpSFJCeWVpanRZV0w1dWU2c2hWemRMUjRCd01JdjNO?=
 =?utf-8?B?RDVzWHNTNVlvbEFPY281SjFlaHFNeHFEZkllUGg5NUxwYUQ4TFI3U2l5d3lj?=
 =?utf-8?B?NFlvODE2bDd0bUJrYnBISSsyTk9UWXF3Yk02SnZXSHR4WnRZMDl1Z2ljeHFL?=
 =?utf-8?B?SW1nRGpKaE5OSmpNK2w1RllUazE3d20zb1RJQjUzcmpGNnNBZWUwdXFXNVhr?=
 =?utf-8?B?bnJ5UzhLYlZxMkRlOFN5VjgySzlDU3ZLRVBFd09BWng2aUpJcTdHZVpWV0ZP?=
 =?utf-8?B?bmF0cFhtb0c5cmVtcDlOcUFMN0pIY0dFdTNrZzhHbzcxeDN1OHkyWHlFK2Fm?=
 =?utf-8?B?MVJBS3VScyt0cUNseklkQjJqQ1NyRWVnNGNkRXQ0dzRWNmdZTklneDdlcmJR?=
 =?utf-8?B?T01qVjBSUlFKbURYdXJrTmtzZjhtWG0rQ2Y2dEFRVWQ1OFpBMXk1OTlHcXpk?=
 =?utf-8?B?Y0FSbzF5WHpyNkdDQmFmTnhmMzN1S0dVaytzT24ySGxEZkRWSWkvcGdCemhL?=
 =?utf-8?B?bDhrOVl4ZmNiajAvUS8xZ253eVd1ZTJNN2QwQnlSS0hheVg1Mkk5MWpVeHVz?=
 =?utf-8?B?a2tCcXhZNzdPWkQ4eDVzTDE5U2xYalV5YjlMMUxzU1BOck5UNlNtZz09?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: a6e833b7-c1f8-45af-920a-08da145d9258
X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Apr 2022 04:02:14.9262
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: ikALJfQ7ktJHndft7duLiZ6sEDVZq0VWurDw+1ZIiyrD3gizLSyK8CCJSADFbZdDsuPimz7XHoNp3Hp5rDHjVg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: HE1PR04MB3210
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,
        SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no
        version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

This patch converts the mixel,mipi-dsi-phy binding to
DT schema format using json-schema.

Comparing to the plain text version, the new binding adds
the 'assigned-clocks', 'assigned-clock-parents' and
'assigned-clock-rates' properites, otherwise 'make dtbs_check'
would complain that there are mis-matches.  Also, the new
binding requires the 'power-domains' property since all potential
SoCs that embed this PHY would provide a power domain for it.
The example of the new binding takes reference to the latest
dphy node in imx8mq.dtsi.

Cc: Guido Günther <agx@sigxcpu.org>
Cc: Kishon Vijay Abraham I <kishon@ti.com>
Cc: Vinod Koul <vkoul@kernel.org>
Cc: Rob Herring <robh+dt@kernel.org>
Cc: NXP Linux Team <linux-imx@nxp.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Reviewed-by: Guido Günther <agx@sigxcpu.org>
Signed-off-by: Liu Ying <victor.liu@nxp.com>
---
v5->v6:
* No change.

v4->v5:
* No change.

v3->v4:
* Add Rob's and Guido's R-b tags.

v2->v3:
* Improve the 'clock-names' property by dropping 'items:'.

v1->v2:
* Newly introduced in v2.  (Guido)

 .../bindings/phy/mixel,mipi-dsi-phy.txt       | 29 --------
 .../bindings/phy/mixel,mipi-dsi-phy.yaml      | 72 +++++++++++++++++++
 2 files changed, 72 insertions(+), 29 deletions(-)
 delete mode 100644 Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.txt
 create mode 100644 Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.yaml

diff --git a/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.txt b/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.txt
deleted file mode 100644
index 9b23407233c0..000000000000
--- a/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.txt
+++ /dev/null
@@ -1,29 +0,0 @@
-Mixel DSI PHY for i.MX8
-
-The Mixel MIPI-DSI PHY IP block is e.g. found on i.MX8 platforms (along the
-MIPI-DSI IP from Northwest Logic). It represents the physical layer for the
-electrical signals for DSI.
-
-Required properties:
-- compatible: Must be:
-  - "fsl,imx8mq-mipi-dphy"
-- clocks: Must contain an entry for each entry in clock-names.
-- clock-names: Must contain the following entries:
-  - "phy_ref": phandle and specifier referring to the DPHY ref clock
-- reg: the register range of the PHY controller
-- #phy-cells: number of cells in PHY, as defined in
-  Documentation/devicetree/bindings/phy/phy-bindings.txt
-  this must be <0>
-
-Optional properties:
-- power-domains: phandle to power domain
-
-Example:
-	dphy: dphy@30a0030 {
-		compatible = "fsl,imx8mq-mipi-dphy";
-		clocks = <&clk IMX8MQ_CLK_DSI_PHY_REF>;
-		clock-names = "phy_ref";
-		reg = <0x30a00300 0x100>;
-		power-domains = <&pd_mipi0>;
-		#phy-cells = <0>;
-        };
diff --git a/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.yaml b/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.yaml
new file mode 100644
index 000000000000..c34f2e6d6bd5
--- /dev/null
+++ b/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.yaml
@@ -0,0 +1,72 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/phy/mixel,mipi-dsi-phy.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Mixel DSI PHY for i.MX8
+
+maintainers:
+  - Guido Günther <agx@sigxcpu.org>
+
+description: |
+  The Mixel MIPI-DSI PHY IP block is e.g. found on i.MX8 platforms (along the
+  MIPI-DSI IP from Northwest Logic). It represents the physical layer for the
+  electrical signals for DSI.
+
+properties:
+  compatible:
+    enum:
+      - fsl,imx8mq-mipi-dphy
+
+  reg:
+    maxItems: 1
+
+  clocks:
+    maxItems: 1
+
+  clock-names:
+    const: phy_ref
+
+  assigned-clocks:
+    maxItems: 1
+
+  assigned-clock-parents:
+    maxItems: 1
+
+  assigned-clock-rates:
+    maxItems: 1
+
+  "#phy-cells":
+    const: 0
+
+  power-domains:
+    maxItems: 1
+
+required:
+  - compatible
+  - reg
+  - clocks
+  - clock-names
+  - assigned-clocks
+  - assigned-clock-parents
+  - assigned-clock-rates
+  - "#phy-cells"
+  - power-domains
+
+additionalProperties: false
+
+examples:
+  - |
+    #include <dt-bindings/clock/imx8mq-clock.h>
+    dphy: dphy@30a0030 {
+        compatible = "fsl,imx8mq-mipi-dphy";
+        reg = <0x30a00300 0x100>;
+        clocks = <&clk IMX8MQ_CLK_DSI_PHY_REF>;
+        clock-names = "phy_ref";
+        assigned-clocks = <&clk IMX8MQ_CLK_DSI_PHY_REF>;
+        assigned-clock-parents = <&clk IMX8MQ_VIDEO_PLL1_OUT>;
+        assigned-clock-rates = <24000000>;
+        #phy-cells = <0>;
+        power-domains = <&pgc_mipi>;
+    };
-- 
2.25.1