Received: by 2002:a05:6a10:2726:0:0:0:0 with SMTP id ib38csp3361859pxb; Mon, 4 Apr 2022 14:41:26 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz9YCFjqXbxKRcskTZXEe40Ss5KCJdlXLJDw2fweEAIsAnuUkE3aG31it8hoehPKX3G4rMZ X-Received: by 2002:a17:90a:3842:b0:1c6:d666:b01 with SMTP id l2-20020a17090a384200b001c6d6660b01mr237574pjf.161.1649108486323; Mon, 04 Apr 2022 14:41:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1649108486; cv=none; d=google.com; s=arc-20160816; b=P30UC0g7d8ANaUttj80yEnY3EvkoOE9LLo4qXfJsFUCGdQRbkFkftByIqPsQkWK8JM bsT3nLNbg118K+q9a6bBEeggSLbb0wwQFos7/XqU9b/f5rS+XGDt/zG7QWStuk88KaI9 ntP+3VXpoP6Q9lXDWS3JdAcjI8Qk//rMKpM1tu91STDpGArKwaB1DQW0Q2Eg3rD7oWPZ E3gWDh7TfpgyHzrKqmkc+8wSGM+T6n77dQHGwmsOSbRZJeO6peboG1eNZQyDU5INJdCG IB3xFGIwJ3N1d6uQk/foiMFj8verapFxYzTIPpezDo2oRAmBXV2TtCNrxVi/ZarcBKYy hCoA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=M8dqYv1/KRc0vRpqh9VQASdUPXe5B2GO/pPQBedLdhA=; b=hfmHQo9ES+T78OKoRRiD7xy+uO11D0yMWnO6/zDenfxFP6jKJJeqMB84fIporAP4hg ZWJseWbZUgiNQ3C8eplGNdIJzPgs0CvoX2FlSM3RWzuJXgypIEvVaBJtu3JAVZ4NF3/5 zrzLyS4ZJGc70PZ7u2j+mB5GG3ogesTR71aavNQkEdOSZ7H3FU3xHZwLwxrUg4+1OTKK hX/nmO0/efAJMZqSIdczY2BrT4sxUj+r+GY9AAovNYhNHCn5RcU7xt7PX0xIKpSv7hkW psuINXoy/EK/969Oxq4kbnVSjIdiIv3AzApmiJHwG+wwwhBYhwB0UD5iHeqN7HVy+zxX nk8w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id q88-20020a17090a4fe100b001bf082ef447si290403pjh.111.2022.04.04.14.41.11; Mon, 04 Apr 2022 14:41:26 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235348AbiCaSgi (ORCPT + 99 others); Thu, 31 Mar 2022 14:36:38 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51906 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234849AbiCaSgW (ORCPT ); Thu, 31 Mar 2022 14:36:22 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id A4E461D08C1; Thu, 31 Mar 2022 11:34:34 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 8853F139F; Thu, 31 Mar 2022 11:34:34 -0700 (PDT) Received: from eglon.cambridge.arm.com (eglon.cambridge.arm.com [10.1.196.218]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id DEF7E3F718; Thu, 31 Mar 2022 11:34:33 -0700 (PDT) From: James Morse To: stable@vger.kernel.org, linux-kernel@vger.kernel.org Cc: james.morse@arm.com, catalin.marinas@arm.com Subject: [stable:PATCH v4.14.274 06/27] arm64: Add part number for Arm Cortex-A77 Date: Thu, 31 Mar 2022 19:33:39 +0100 Message-Id: <20220331183400.73183-7-james.morse@arm.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20220331183400.73183-1-james.morse@arm.com> References: <20220331183400.73183-1-james.morse@arm.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-6.9 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Rob Herring commit 8a6b88e66233f5f1779b0a1342aa9dc030dddcd5 upstream. Add the MIDR part number info for the Arm Cortex-A77. Signed-off-by: Rob Herring Acked-by: Catalin Marinas Cc: Catalin Marinas Cc: Will Deacon Link: https://lore.kernel.org/r/20201028182839.166037-1-robh@kernel.org Signed-off-by: Will Deacon Signed-off-by: James Morse --- arch/arm64/include/asm/cputype.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/include/asm/cputype.h b/arch/arm64/include/asm/cputype.h index 35a116577e62..8221e816d3af 100644 --- a/arch/arm64/include/asm/cputype.h +++ b/arch/arm64/include/asm/cputype.h @@ -89,6 +89,7 @@ #define ARM_CPU_PART_CORTEX_A55 0xD05 #define ARM_CPU_PART_CORTEX_A76 0xD0B #define ARM_CPU_PART_NEOVERSE_N1 0xD0C +#define ARM_CPU_PART_CORTEX_A77 0xD0D #define APM_CPU_PART_POTENZA 0x000 @@ -116,6 +117,7 @@ #define MIDR_CORTEX_A55 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A55) #define MIDR_CORTEX_A76 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A76) #define MIDR_NEOVERSE_N1 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_NEOVERSE_N1) +#define MIDR_CORTEX_A77 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A77) #define MIDR_THUNDERX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX) #define MIDR_THUNDERX_81XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_81XX) #define MIDR_THUNDERX_83XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_83XX) -- 2.30.2