Received: by 2002:a05:6a10:2726:0:0:0:0 with SMTP id ib38csp3407594pxb; Mon, 4 Apr 2022 16:02:30 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwU9PjDi+SZAB2r7uWDXWNZ/V+ZIAliVqPlm5TX2JVSdUPMeU2rCzGVdhP12U5h1u3djw2x X-Received: by 2002:a17:902:ecc4:b0:156:b8ab:3ad with SMTP id a4-20020a170902ecc400b00156b8ab03admr536091plh.132.1649113350008; Mon, 04 Apr 2022 16:02:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1649113350; cv=none; d=google.com; s=arc-20160816; b=JQK1u58XqdMZmn0LqSPqRP5oiYCwPQLQNAaXIJOxmwalBJchCMuWnMXM3Bp4FzlZUF Pta4W3w6NfkAqF5wj2IcrMBeqjcXmoHAh5OOoCAb16wyoHHRHChrtWS+7jUIwIrRs6Tl Kv/3Dd8csZhjFULIgMfPp0WY+VX0M9+qQmvYnsWNfmjnF6CIXhqnFB/w9Q6Ja+SmUJHZ yGahfA6O7tOxjdGL4XscOfNF6NcS7/zy+D4b3E3EXhW5yKBToM8HY8BfRRdGLZ8qWPPN 4DPhPuqdA3s9rfXKUiWzAbQkCN75R/0V+Ysd3zJy1tkVUScPe0HTAkmiifsf78MhD25H E0Kg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=rCJK63o2ax4Ya/lYhQd6oubT2RMptDh3/Ed0LofNeRk=; b=0Kj3MLxUe7jOg/5JDvw1F9DTLlG/jlb8cQdd8D7ZXZ1wj+TnZpfBhVinZsTcUvk/Ia odOnskyfiUF8ngGTbTE/ivkvgy6SFjui1+lEo21G/lAtPvuKIcOg/y2cXuX0vrDumBzp 0kb9a3jX7EDdtP/CPj6bHBwPzsUbbHuAsr8ZNOrekv0CVkxcSIpp4D5nDaZXsyvJi86k SgDUg/exP4FYq4rVnvd5Q4b67JJBuDSxwuumiE2BGjXu5rn7TOdbVkaaYuq8+uMM0VSB jdL/7Q8iq4r5ENYCm+QV0hJR6RbRRSCTD8Z3tm81OtZj4nzgbhT2zoSKJxyFCXb/dkxE nceQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b="SpnOrW/n"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id z19-20020a1709028f9300b0015682b8c0b3si7279103plo.469.2022.04.04.16.02.14; Mon, 04 Apr 2022 16:02:29 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b="SpnOrW/n"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1348294AbiDAOwE (ORCPT + 99 others); Fri, 1 Apr 2022 10:52:04 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38502 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1347422AbiDAOcd (ORCPT ); Fri, 1 Apr 2022 10:32:33 -0400 Received: from ams.source.kernel.org (ams.source.kernel.org [145.40.68.75]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 204DB1EC99D; Fri, 1 Apr 2022 07:29:07 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ams.source.kernel.org (Postfix) with ESMTPS id CBB1EB824AF; Fri, 1 Apr 2022 14:29:05 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 1AB93C2BBE4; Fri, 1 Apr 2022 14:29:03 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1648823344; bh=M5BM0vIqNHiaRsFpULy8uZcn1YzW5ZKvNleOyemR1TY=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=SpnOrW/n25RIVasbsxjq+RyGQgx3niOgCy3gWmsYa3JhTrqNNmAnMmn8S6GDwRdjV YWpwFCfl9xzMIsSrVtqITHC6FmShWxde5H/k+aIj6QjdRZ3rY/rDk0OCtiGUJrLfar lip1Jx5YThN99KxysDSxKtDaXs5NEH5Df/v9lZve59NeUv3nSZemATgSgUV7fm98DW 2r17ny7bv262zZ1RUyvMXmiT5H8jJsTsKUDIaOHmonpF+aNxfv773dALoo/bac7OOi 0trxeVv8R1KOk9ZWQ+o1ZcXeQekev9aVCkuGfFMpN0MKB0vYVHXQ4Ao6Bm4HOlxKbT UvYJ7xCldeHRQ== From: Sasha Levin To: linux-kernel@vger.kernel.org, stable@vger.kernel.org Cc: Manivannan Sadhasivam , Bjorn Helgaas , Sasha Levin , lukas@wunner.de, hdegoede@redhat.com, zhangliguang@linux.alibaba.com, ameynarkhede03@gmail.com, mani@kernel.org, naveennaidu479@gmail.com, linux-pci@vger.kernel.org Subject: [PATCH AUTOSEL 5.17 065/149] PCI: pciehp: Add Qualcomm quirk for Command Completed erratum Date: Fri, 1 Apr 2022 10:24:12 -0400 Message-Id: <20220401142536.1948161-65-sashal@kernel.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220401142536.1948161-1-sashal@kernel.org> References: <20220401142536.1948161-1-sashal@kernel.org> MIME-Version: 1.0 X-stable: review X-Patchwork-Hint: Ignore Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-7.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Manivannan Sadhasivam [ Upstream commit 9f72d4757cbe4d1ed669192f6d23817c9e437c4b ] The Qualcomm PCI bridge device (Device ID 0x0110) found in chipsets such as SM8450 does not set the Command Completed bit unless writes to the Slot Command register change "Control" bits. This results in timeouts like below: pcieport 0001:00:00.0: pciehp: Timeout on hotplug command 0x03c0 (issued 2020 msec ago) Add the device to the Command Completed quirk to mark commands "completed" immediately unless they change the "Control" bits. Link: https://lore.kernel.org/r/20220210145003.135907-1-manivannan.sadhasivam@linaro.org Signed-off-by: Manivannan Sadhasivam Signed-off-by: Bjorn Helgaas Signed-off-by: Sasha Levin --- drivers/pci/hotplug/pciehp_hpc.c | 2 ++ 1 file changed, 2 insertions(+) diff --git a/drivers/pci/hotplug/pciehp_hpc.c b/drivers/pci/hotplug/pciehp_hpc.c index 1c1ebf3dad43..4e4ccf3afbe3 100644 --- a/drivers/pci/hotplug/pciehp_hpc.c +++ b/drivers/pci/hotplug/pciehp_hpc.c @@ -1084,6 +1084,8 @@ static void quirk_cmd_compl(struct pci_dev *pdev) } DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_INTEL, PCI_ANY_ID, PCI_CLASS_BRIDGE_PCI, 8, quirk_cmd_compl); +DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_QCOM, 0x0110, + PCI_CLASS_BRIDGE_PCI, 8, quirk_cmd_compl); DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_QCOM, 0x0400, PCI_CLASS_BRIDGE_PCI, 8, quirk_cmd_compl); DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_QCOM, 0x0401, -- 2.34.1