Received-SPF: softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) client-ip=23.128.96.19;
From:   Liu Ying <victor.liu@nxp.com>
To:     linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
        dri-devel@lists.freedesktop.org,
        linux-arm-kernel@lists.infradead.org
Cc:     kishon@ti.com, vkoul@kernel.org, robh+dt@kernel.org,
        a.hajda@samsung.com, narmstrong@baylibre.com,
        Laurent.pinchart@ideasonboard.com, jonas@kwiboo.se,
        jernej.skrabec@siol.net, airlied@linux.ie, daniel@ffwll.ch,
        shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de,
        festevam@gmail.com, linux-imx@nxp.com, agx@sigxcpu.org,
        robert.chiras@nxp.com, martin.kepplinger@puri.sm,
        robert.foss@linaro.org
Subject: [PATCH v6 0/5] phy: phy-fsl-imx8-mipi-dphy: Add i.MX8qxp LVDS PHY mode support
Date:   Sat,  2 Apr 2022 12:03:20 +0800
Message-Id: <20220402040325.2465222-1-victor.liu@nxp.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?kXNj1ro6vehqfKBU7K3nNC4UxvuS4Jhv+tO1q4yPqpi3lnsWzMI2q29UvIro?=
 =?us-ascii?Q?SByLOz1N7M3bh96l5dpb63RYEjQ6CCKHnSi+UGTGbyJSE+XaaPzgA75FSexe?=
 =?us-ascii?Q?jDwf8QH7X9j0IAYW5syBugJhih5goiABuz831LYeKGgu4IEoIiSaFDe3J55w?=
 =?us-ascii?Q?KJWt34XH/evFZjTzOngvdwC0KQLcnMgAJqDimrXOcfAeiDrabwS++eETx27p?=
 =?us-ascii?Q?hrgBDaDkhjDkOaTeHZOuVOgvcc9PuCN2bj9pHf3tTFca4qtYeXWzpgVWTmVV?=
 =?us-ascii?Q?3LB+0/18wFsYqBNP7mjZ5KRN+2g/nfZko3o1J79gd9zDyJu5nDnDfUEQGoiH?=
 =?us-ascii?Q?bMBcXiXYq2ovq2OiQhVGmmdCnF+AGau0q0GImnr7ze1o9VgKKWbV5HGS15oO?=
 =?us-ascii?Q?6X5NA67KFj6FhhWMoIKfp2hkwB8fTMtbbn8ahTY3M2XAE3IvjafTtnN9ot2z?=
 =?us-ascii?Q?fPkHRNGoFaeKuYXlxXikAUwYgdktsOxmhhgGWDlglRfJXPCjdroyuqIZ+8LX?=
 =?us-ascii?Q?W7ePOgkhc9AF5YgSJJH0zXZ0LuZnji4ETu2IxF0ok1fFqGkJIVclVgy2Xifm?=
 =?us-ascii?Q?iA+4JsCenGjdUDA4X25Ytp4lwnRgKKZOIZ9ifIBAV94Ufx9wX2b3zvKES0fe?=
 =?us-ascii?Q?FNKSheiv7FKsHWfc/qF8J99DXEL2s4R7f4b+KSPT5i5GirazCDgTWWFRVhCC?=
 =?us-ascii?Q?FIeyN6JXgjj0OBesbpgDy4FsPCISIPQLUidU1JWmYNF9Xen9A413iMLA90GX?=
 =?us-ascii?Q?yfczp6GoNKU9aZZc8CCKAFTZAx2rEALPTWRfOQl0+vIP5eNXohKPeWuU9E8a?=
 =?us-ascii?Q?SlLhCt3SHjZWsvm65pNyp3/EevwNXQN22bTEYl1l+izEl8YueNxSbNvfe1c3?=
 =?us-ascii?Q?Yau9s5pXVDELElUfny4FQ7Y06TEVKeRMZemoWB2Np9S3m5ja4cw/AVGi+Gav?=
 =?us-ascii?Q?oudVxwjGm1mtMJhi+VULeaRm3I7f8YdCPu2QlHL3EoWH1MsBUftl2Q3RAGx8?=
 =?us-ascii?Q?HNa/R1H2rw2OAQ/jDOCdcy5G6N0G3Tu2AwXPvcah8aOrqG90sQrTmf/AzEvA?=
 =?us-ascii?Q?gEkUDdKyxbRUIMbDbj+WWMHbT4ZhayPPHrNdHmOil65rrRmzWXKifYeCrDVu?=
 =?us-ascii?Q?yKpwny/fTOSF6e3JfHK2F+bRqLTDZH+pyd9TYuEYxdi96d4y5l0tZoo5I/Fw?=
 =?us-ascii?Q?60B538E9uOWLXn1ztoHsX34xUV2saa28jNK/k4qAse2wJu8Te7hPf0R6M7ee?=
 =?us-ascii?Q?GzMTAtOdmZh8kshsDxbPDilqvTPfi/D3cbxrM5eqBwCZAe9NvxERJ9j3tQRn?=
 =?us-ascii?Q?jplwNZA6kjm9CPNEkmXgP9cMj0BAk6HXQzVyZO7hB/jwrwv8roK9OYItqP4S?=
 =?us-ascii?Q?TNpGjwnUNslHukbnCIowM0UkRlloIOp3GhNISSekXuktvAOpPEgYeIHH9foJ?=
 =?us-ascii?Q?5zcLh2QRZBdb0WFtDilITCIQf0xAmyXSQfGMgm3Mbs4ABXIfboqs6rMnghAL?=
 =?us-ascii?Q?wDeXQYoBhluoq1JXHV5Baa1+QrKRTDewGAXaUZASAQVFqtzJb6FVNgtZqFqO?=
 =?us-ascii?Q?bgPyvcIY//DHRGUgkXoJTt3IeopQv4wkSanvezHRy7DQX/e0fEiRCsT0aoPd?=
 =?us-ascii?Q?AMzRGe1ee/RUxM8SPqTJsG5/1+6wWmB1GkgMKJntdsLStMu/XwXpRgkTpt1D?=
 =?us-ascii?Q?8FzENZVRBybkif/CS6p4hmhrZUl9OG+TjjO3PlCWUJUYgIQCereB0NnHUd7I?=
 =?us-ascii?Q?CpInABAdKw=3D=3D?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: dfb1d0e3-c33e-40ae-7478-08da145d8651
X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Apr 2022 04:01:55.0282
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: d6aE0/UV172SA94eQ+C5kns2Q72F/Sli8T9sq7WEAi3GHhNNKWpbMwPn4MEaau/j1Y2auXSoXkWwvx/e4GHsvQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: HE1PR04MB3210
X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED,
	DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,
	MAILING_LIST_MULTI,RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE
	autolearn=no autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
	lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi,

This is the v6 series to add i.MX8qxp LVDS PHY mode support for the Mixel
PHY in the Freescale i.MX8qxp SoC.  Comparing to v5, this version only
rebases the series upon v5.17-rc1.

The Mixel PHY is MIPI DPHY + LVDS PHY combo, which can works in either
MIPI DPHY mode or LVDS PHY mode.  The PHY mode is controlled by i.MX8qxp
SCU firmware.  The PHY driver would call a SCU function to configure the
mode.

The PHY driver is already supporting the Mixel MIPI DPHY in i.MX8mq SoC,
where it appears to be a single MIPI DPHY.


Patch 1/5 sets PHY mode in the Northwest Logic MIPI DSI host controller
bridge driver, since i.MX8qxp SoC embeds this controller IP to support
MIPI DSI displays together with the Mixel PHY.

Patch 2/5 allows LVDS PHYs to be configured through the generic PHY functions
and through a custom structure added to the generic PHY configuration union.

Patch 3/5 converts mixel,mipi-dsi-phy plain text dt binding to json-schema.

Patch 4/5 adds dt binding support for the Mixel combo PHY in i.MX8qxp SoC.

Patch 5/5 adds the i.MX8qxp LVDS PHY mode support in the Mixel PHY driver.


Welcome comments, thanks.

v5->v6:
* Rebase the series upon v5.17-rc1.
* Set PHY mode in ->mode_set() instead of ->pre_enable() in the nwl-dsi
  bridge driver in patch 1/5 due to the rebase.
* Drop Guido's R-b tag on patch 1/5 due to the rebase.

v4->v5:
* Align kernel-doc style of include/linux/phy/phy-lvds.h to
  include/linux/phy/phy.h for patch 2/5. (Vinod)
* Trivial tweaks on patch 2/5.
* Drop Robert's R-b tag on patch 2/5.

v3->v4:
* Add all R-b tags received from v3 on relevant patches and respin. (Robert)

v2->v3:
* Improve readability of mixel_dphy_set_mode() in the Mixel PHY driver. (Guido)
* Improve the 'clock-names' property in the PHY dt binding.

v1->v2:
* Convert mixel,mipi-dsi-phy plain text dt binding to json-schema. (Guido)
* Print invalid PHY mode in dmesg from the Mixel PHY driver. (Guido)
* Add Guido's R-b tag on the patch for the nwl-dsi drm bridge driver.

Liu Ying (5):
  drm/bridge: nwl-dsi: Set PHY mode in nwl_dsi_mode_set()
  phy: Add LVDS configuration options
  dt-bindings: phy: Convert mixel,mipi-dsi-phy to json-schema
  dt-bindings: phy: mixel: mipi-dsi-phy: Add Mixel combo PHY support for
    i.MX8qxp
  phy: freescale: phy-fsl-imx8-mipi-dphy: Add i.MX8qxp LVDS PHY mode
    support

 .../bindings/phy/mixel,mipi-dsi-phy.txt       |  29 --
 .../bindings/phy/mixel,mipi-dsi-phy.yaml      | 107 +++++++
 drivers/gpu/drm/bridge/nwl-dsi.c              |   6 +
 .../phy/freescale/phy-fsl-imx8-mipi-dphy.c    | 269 +++++++++++++++++-
 include/linux/phy/phy-lvds.h                  |  32 +++
 include/linux/phy/phy.h                       |   4 +
 6 files changed, 407 insertions(+), 40 deletions(-)
 delete mode 100644 Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.txt
 create mode 100644 Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.yaml
 create mode 100644 include/linux/phy/phy-lvds.h

-- 
2.25.1