From: Jesse Barnes <jesse.barnes@intel.com>
To: Robert Hancock <hancockr@shaw.ca>
Subject: Re: [PATCH] support PCI MCFG space on Intel i915 bridges
Date: Tue, 1 May 2007 16:27:14 -0700
User-Agent: KMail/1.9.6
Cc: linux-kernel@vger.kernel.org, Andrew Morton <akpm@linux-foundation.org>
References: <fa.aWIs6SNmpl2IhGAAoSWJu6oKjPo@ifi.uio.no> <200704301225.22016.jesse.barnes@intel.com> <463679A4.60704@shaw.ca>
In-Reply-To: <463679A4.60704@shaw.ca>
MIME-Version: 1.0
Content-Type: text/plain;
  charset="iso-8859-1"
Content-Transfer-Encoding: 7bit
Content-Disposition: inline
Message-Id: <200705011627.14948.jesse.barnes@intel.com>
Sender: linux-kernel-owner@vger.kernel.org
Content-Length: 892
Lines: 20

On Monday, April 30, 2007 4:20 pm Robert Hancock wrote:
> > Right, but you patch should obsolete this stuff anyway.  I'll test
> > it out in the next few days.
>
> We likely still want this chipset-specific support, it will catch the
> case where the MCFG table lists a location which is reserved in ACPI
> but the chipset was actually programmed to a different location
> entirely, which I seem to remember someone mentioning was actually
> the case on some boards..

Yeah, I suppose that's true.  So maybe your new checking code should 
leverage the stuff in mmconfig-shared.c to check against the register 
values like Olivier mentioned?

Jesse
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/