Received: by 2002:a05:6a10:2726:0:0:0:0 with SMTP id ib38csp1176986pxb; Wed, 6 Apr 2022 10:32:55 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz13YEmjugtZhiQ/BrRQnzOoCxv6hM1mnsqeMR8HWRcya3/W0Rh/FYZ9TRja/6buG+inxuL X-Received: by 2002:a05:6a00:1990:b0:4fa:b49c:d64b with SMTP id d16-20020a056a00199000b004fab49cd64bmr9860094pfl.82.1649266375081; Wed, 06 Apr 2022 10:32:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1649266375; cv=none; d=google.com; s=arc-20160816; b=mTSj1M87StK9flT21EGJj6nx3hDuJl0yR4HiCaTFb4UUskPJsmEeGQPCXwqGx4UNMp /dnkn1JDLYjBREMPkNN13T05mpnMJUihS5wHF9Iqnx+C+KW8aw3OjcKuBTa49Ou6dzPQ fQAK7c5HiYlN2wEHeRWIOEGSSKOLpZjFOioRhrdun9J7nJS2O/AU2Ye+K6K8D2TOPTJo 0EvPSqMXHE76GTeAufgDY4MI5LCavHGR2c+gGrUbrcecAjC3RTXFbQ5jVBmbxACCtPr3 8oDCAyZLfxGAGmk0rPtqRslLfQk1cKf89LqKLjVcZK8gDQ5QSr7I3KV7f7xNzMdKFs3d RMPQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:in-reply-to:content-transfer-encoding :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature; bh=vQJmC+wUzETQnSFiIAVAdkncLF3YFC8c7jI5f+++1bQ=; b=E6zcs6xQIe1UMkoTyu6PNeesCVbBqmmR9YLHmQyoQo9r4t/9kjxdvJsFj5b/Iz1LDu qvRkqO+lbk7IhoGJgU2yC4WsqA6tRmmdFmdHzQYcAMhO4/Pb1YfrjQjSWw6IMhz9hvjy gHMABbx9az9ZahiODzeH68jREP6WwxYCUnFDp2K9I0ooXlreuzaqPhih4w2ixrI2CJST dTR/gVgbyKN7blcZPIW2J36wpUHtOOwQP7uB0uYUr6TH4y1KRIXHG8KXWTj44zHXnwpk 3Z8rUigfEyBbYCn42I365p0hkfLh/VUwbxh2DN8J1GzBa0RYGZeZyxvUSCIG2gxatFTa XtPw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=XOGw9Rt8; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [23.128.96.19]) by mx.google.com with ESMTPS id n9-20020a170902f60900b00153b2d164b6si15983772plg.190.2022.04.06.10.32.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 06 Apr 2022 10:32:55 -0700 (PDT) Received-SPF: softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) client-ip=23.128.96.19; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=XOGw9Rt8; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 053BD2E4BB6; Wed, 6 Apr 2022 10:29:51 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238996AbiDFRbb (ORCPT + 99 others); Wed, 6 Apr 2022 13:31:31 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42094 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239013AbiDFRbD (ORCPT ); Wed, 6 Apr 2022 13:31:03 -0400 Received: from alexa-out.qualcomm.com (alexa-out.qualcomm.com [129.46.98.28]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D1A16194AAB; Wed, 6 Apr 2022 08:34:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1649259273; x=1680795273; h=date:from:to:cc:subject:message-id:references: mime-version:content-transfer-encoding:in-reply-to; bh=vQJmC+wUzETQnSFiIAVAdkncLF3YFC8c7jI5f+++1bQ=; b=XOGw9Rt8th4QoFKzIQYa3uYfOp+AcNTSAgA+fi0H8vcTKC1jhMyyGGRO JXsvL5/U3A3oVu6YHO041z95lhaUWDE6HOMIXasokklBgSWFWAVDmP/Ru m6Y3XJlgaTkjedE4LEoK+wd1FYkyAjluIjLfu24ZenICBsPNZ7IXVXCt0 E=; Received: from ironmsg07-lv.qualcomm.com ([10.47.202.151]) by alexa-out.qualcomm.com with ESMTP; 06 Apr 2022 08:34:30 -0700 X-QCInternal: smtphost Received: from nasanex01c.na.qualcomm.com ([10.47.97.222]) by ironmsg07-lv.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 06 Apr 2022 08:34:15 -0700 Received: from nalasex01a.na.qualcomm.com (10.47.209.196) by nasanex01c.na.qualcomm.com (10.47.97.222) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Wed, 6 Apr 2022 08:34:14 -0700 Received: from hu-pkondeti-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Wed, 6 Apr 2022 08:34:08 -0700 Date: Wed, 6 Apr 2022 21:04:04 +0530 From: Pavan Kondeti To: Mathias Nyman CC: Pavan Kondeti , Heikki Krogerus , "Sandeep Maheswaram (Temp)" , Greg Kroah-Hartman , Felipe Balbi , Stephen Boyd , "Doug Anderson" , Matthias Kaehlcke , Mathias Nyman , Peter Chen , Pawel Laszczak , Roger Quadros , Aswath Govindraju , , , , , Subject: Re: [PATCH v3 3/3] usb: dwc: host: add xhci_plat_priv quirk XHCI_SKIP_PHY_INIT Message-ID: <20220406153404.GF10801@hu-pkondeti-hyd.qualcomm.com> References: <4619c75c-cd34-82f2-56e1-a8bcb6d97177@linux.intel.com> <20220404082516.GE29680@hu-pkondeti-hyd.qualcomm.com> <20220406062543.GA10801@hu-pkondeti-hyd.qualcomm.com> <1234f637-9420-77e2-dc61-7e702ac8abe0@linux.intel.com> <20220406110153.GE10801@hu-pkondeti-hyd.qualcomm.com> MIME-Version: 1.0 Content-Type: text/plain; charset="iso-8859-1" Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: User-Agent: Mutt/1.5.24 (2015-08-30) X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Mathias, On Wed, Apr 06, 2022 at 03:18:17PM +0300, Mathias Nyman wrote: > On 6.4.2022 14.01, Pavan Kondeti wrote: > > Hi Mathias, > > > > On Wed, Apr 06, 2022 at 01:52:56PM +0300, Mathias Nyman wrote: > >> Hi > >> > >> Sorry about the delayed response. > >> > >> > >> On 6.4.2022 9.25, Pavan Kondeti wrote: > >>> Hi Heikki/Mathias, > >>> > >>> On Mon, Apr 04, 2022 at 01:55:16PM +0530, Pavan Kondeti wrote: > >>>> Hi Heikki, > >>>> > >>>> On Thu, Mar 31, 2022 at 02:16:53PM +0300, Heikki Krogerus wrote: > >>>>> On Wed, Mar 30, 2022 at 08:47:34PM +0300, Mathias Nyman wrote: > >>>>>> On 29.3.2022 12.18, Sandeep Maheswaram (Temp) wrote: > >>>>>>> Hi Mathias,Heikki > >>>>>>> > >>>>>>> On 3/25/2022 9:08 PM, Heikki Krogerus wrote: > >>>>>>>> On Fri, Mar 25, 2022 at 04:33:27PM +0200, Mathias Nyman wrote: > >>>>>>>>> On 25.3.2022 13.27, Heikki Krogerus wrote: > >>>>>>>>>> On Fri, Mar 25, 2022 at 12:36:22AM +0200, Mathias Nyman wrote: > >>>>>>>>>>> On 24.3.2022 14.27, Heikki Krogerus wrote: > >>>>>>>>>>>> On Thu, Mar 24, 2022 at 12:07:11PM +0530, Sandeep Maheswaram wrote: > >>>>>>>>>>>>> Currently the phy init is done from dwc3 and also xhci which makes the > >>>>>>>>>>>>> runtime_usage value 2 for the phy which causes issue during runtime > >>>>>>>>>>>>> suspend. When we run the below command the runtime_status still shows > >>>>>>>>>>>>> active. > >>>>>>>>>>>>> echo auto > /sys/bus/platform/devices/88e3000.phy/power/control > >>>>>>>>>>>>> > >>>>>>>>>>>>> dwc3 manages PHY by own DRD driver, so skip the management by > >>>>>>>>>>>>> HCD core by setting this quirk. > >>>>>>>>>>>>> > >>>>>>>>>>>>> Signed-off-by: Sandeep Maheswaram > >>>>>>>>>>>>> --- > >>>>>>>>>>>>> ? drivers/usb/dwc3/host.c | 13 +++++++++++++ > >>>>>>>>>>>>> ? 1 file changed, 13 insertions(+) > >>>>>>>>>>>>> > >>>>>>>>>>>>> diff --git a/drivers/usb/dwc3/host.c b/drivers/usb/dwc3/host.c > >>>>>>>>>>>>> index eda8719..d4fcf06 100644 > >>>>>>>>>>>>> --- a/drivers/usb/dwc3/host.c > >>>>>>>>>>>>> +++ b/drivers/usb/dwc3/host.c > >>>>>>>>>>>>> @@ -13,6 +13,12 @@ > >>>>>>>>>>>>> ? #include > >>>>>>>>>>>>> ? ? #include "core.h" > >>>>>>>>>>>>> +#include > >>>>>>>>>>>>> +#include > >>>>>>>>>>>>> + > >>>>>>>>>>>>> +static const struct xhci_plat_priv xhci_plat_dwc3_xhci = { > >>>>>>>>>>>>> +??? .quirks = XHCI_SKIP_PHY_INIT, > >>>>>>>>>>>>> +}; > >>>>>>>>>>>>> ? ? static void dwc3_host_fill_xhci_irq_res(struct dwc3 *dwc, > >>>>>>>>>>>>> ????????????????????? int irq, char *name) > >>>>>>>>>>>>> @@ -122,6 +128,13 @@ int dwc3_host_init(struct dwc3 *dwc) > >>>>>>>>>>>>> ????????? } > >>>>>>>>>>>>> ????? } > >>>>>>>>>>>>> ? +??? ret = platform_device_add_data(xhci, &xhci_plat_dwc3_xhci, > >>>>>>>>>>>>> +??????????? sizeof(xhci_plat_dwc3_xhci)); > >>>>>>>>>>>>> +??? if (ret) { > >>>>>>>>>>>>> +??????? dev_err(dwc->dev, "failed to add data to xHCI\n"); > >>>>>>>>>>>>> +??????? goto err; > >>>>>>>>>>>>> +??? } > >>>>>>>>>>>>> + > >>>>>>>>>>>>> ????? ret = platform_device_add(xhci); > >>>>>>>>>>>>> ????? if (ret) { > >>>>>>>>>>>>> ????????? dev_err(dwc->dev, "failed to register xHCI device\n"); > >>>>>>>>>>>> I think you should just use device property: > >>>>>>>>>>>> > >>>>>>>>>>> This was suggested in an earlier series, but was rejected as it also added > >>>>>>>>>>> the property as a device tree parameter. > >>>>>>>>>>> > >>>>>>>>>>> I think adding more device properties can be messy in the long run, especially if we > >>>>>>>>>>> need to add them for many of the existing xhci quirks. > >>>>>>>>>>> We also end up with a mix where some device properties are listed as device tree > >>>>>>>>>>> parameters, and some not. > >>>>>>>>>>> > >>>>>>>>>>> Defining xhci quirks and platform data structure in headers shared with dwc3 and cdns3 > >>>>>>>>>>> allow those drivers to easily set any existing xhci quirk, or other possible optional > >>>>>>>>>>> callbacks. > >>>>>>>>>>> > >>>>>>>>>>> cdns3 driver is already doing this, but it includes the full xhci.h header. > >>>>>>>>>>> This series cleans up that a bit so cdns3 will only include xhci quirk bits and > >>>>>>>>>>> platform data structure. > >>>>>>>>>>> > >>>>>>>>>>> On the downside we add a couple xhci related header files to include/linux/usb/ > >>>>>>>>>>> Let me know if you see any other issues I missed with this approach. > >>>>>>>>>> The problem here is that these drivers are now coupled together, and > >>>>>>>>>> that should not be taken lightly. We have a dependency hell in our > >>>>>>>>>> hands with a lot of drivers, and the culprit is always platform data. > >>>>>>>>>> > >>>>>>>>>> Build-in device properties may be messy, but I would still say they > >>>>>>>>>> are less messy than those quirk flags - you got to admit, they are a > >>>>>>>>>> mess. The benefit from build-in properties is in any case the fact > >>>>>>>>>> that they remove the need to couple these drivers together. > >>>>>>>>> Agree, quirk bits are messy. Any suggestion that would work with > >>>>>>>>> PCI xHCI devices, devicetree, and "pure" platform devices? > >>>>>>>> I think xHCI driver should always be able to rely on being able to > >>>>>>>> read this kind of information from the fwnode. If there is no actual > >>>>>>>> firmware node (DT or ACPI), or if it's missing some information, the > >>>>>>>> glue driver needs to populate software node for the xHCI. > >>>>>>>> > >>>>>>>> Right now I just want to avoid having to pass the quirks using > >>>>>>>> platform data from drivers such as drivers/usb/cdns3/host.c and > >>>>>>>> drivers/usb/dwc3/host.c to xHCI. > >>>>>>>> > >>>>>>>> One way we could do that is by defining compatibility ID for both of > >>>>>>>> them that we provide using a single device property (like I guess DT > >>>>>>>> does). Then based on that compatibility ID, xhci-plat.c can set the > >>>>>>>> actual "static" quirk flags. That we could already do easily. How > >>>>>>>> would that sound to you? > >>>>>> > >>>>>> Sounds good. > >>>>>> > >>>>>>> > >>>>>>> This was my previous patch where I was using device tree property. Should we go ahead with this approach? > >>>>>>> > >>>>>>> https://patchwork.kernel.org/project/linux-arm-msm/cover/1636353710-25582-1-git-send-email-quic_c_sanm@quicinc.com/ > >>>>>>> > >>>>>>> Any further changes to this ? > >>>>>> > >>>>>> By dropping the DT part of that series we get a similar built-in device property > >>>>>> solution as Heikki initially suggested. > >>>>>> > >>>>>> How about adding the compatibility ID device property that was just suggested? > >>>>>> Then matching the Id in xhci-plat.c against a static table containing Ids and > >>>>>> xhci_plat_priv structures, with the needed quirks for dwc3. > >>>>> > >>>>> There was a comment from Pavan. Is it still possible to get this > >>>>> detail from DT? > >>>>> I guess that would still be ideal, right? > >>>>> > >>>> I was suggesting if we can have device tree param like the patch sandeep > >>>> pointed out. > >>>> > >>>> How would adding a compatible index to usb_xhci_of_match[] would work > >>>> actually? I ask this because, dwc3/host.c creates platform device and > >>>> it is not associated with any of_node, so of_driver_match_device() called > >>>> from platform bus match method does not work. one way to achieve this would > >>>> be by matching against sysdev. Something like below. Is it acceptible? > >>>> > >>>> diff --git a/drivers/usb/host/xhci-plat.c b/drivers/usb/host/xhci-plat.c > >>>> index 649ffd8..bd5d055 100644 > >>>> --- a/drivers/usb/host/xhci-plat.c > >>>> +++ b/drivers/usb/host/xhci-plat.c > >>>> @@ -126,6 +126,10 @@ static const struct xhci_plat_priv xhci_plat_brcm = { > >>>> .quirks = XHCI_RESET_ON_RESUME, > >>>> }; > >>>> > >>>> +static const struct xhci_plat_priv xhci_plat_dwc3 = { > >>>> + .quirks = XHCI_SKIP_PHY_INIT, > >>>> +}; > >>>> + > >>>> static const struct of_device_id usb_xhci_of_match[] = { > >>>> { > >>>> .compatible = "generic-xhci", > >>>> @@ -167,6 +171,9 @@ static const struct of_device_id usb_xhci_of_match[] = { > >>>> }, { > >>>> .compatible = "brcm,bcm7445-xhci", > >>>> .data = &xhci_plat_brcm, > >>>> + }, { > >>>> + .compatible = "snps,dwc3", > >>>> + .data = &xhci_plat_dwc3, > >>>> }, > >> > >> Isn't there a risk that xhci-plat now binds to the parent dwc3 device? > >> competing with the similar of_match_table entry created in drivers/usb/dwc3/core.c > > > > Sill of me. Yes, it does not work. Thanks for pointing it out. > > > >> > >>>> {}, > >>>> }; > >>>> @@ -274,6 +281,15 @@ static int xhci_plat_probe(struct platform_device *pdev) > >>>> else > >>>> priv_match = dev_get_platdata(&pdev->dev); > >>>> > >>>> + /* allow private data mapping with the sysdev compatible */ > >>>> + if (!priv_match) { > >>>> + struct of_device_id *match; > >>>> + > >>>> + match = of_match_device(usb_xhci_of_match, sysdev); > >>>> + if (match) > >>>> + priv_match = match->data; > >>>> + } > >>>> + > >>>> if (priv_match) { > >>>> priv = hcd_to_xhci_priv(hcd); > >>>> /* Just copy data for now */ > >>>> > >>>>> I have another question. Can't we now just assume that if the sysdev > >>>>> is the parent (or grandparent), then the phy initialization should > >>>>> always be skipped? In that case we could just do something like this: > >>>>> > >>>>> diff --git a/drivers/usb/host/xhci-plat.c b/drivers/usb/host/xhci-plat.c > >>>>> index 649ffd861b44e..1018b33488046 100644 > >>>>> --- a/drivers/usb/host/xhci-plat.c > >>>>> +++ b/drivers/usb/host/xhci-plat.c > >>>>> @@ -212,8 +212,12 @@ static int xhci_plat_probe(struct platform_device *pdev) > >>>>> #endif > >>>>> } > >>>>> > >>>>> - if (!sysdev) > >>>>> + if (sysdev) { > >>>>> + if (sysdev != &pdev->dev) > >>>>> + hcd->skip_phy_initialization = 1; > >>>>> + } else { > >>>>> sysdev = &pdev->dev; > >>>>> + } > >>>>> > >>>>> if (WARN_ON(!sysdev->dma_mask)) > >>>>> /* Platform did not initialize dma_mask */ > >>>>> > >>>>> > >>>>> I did not go through all the drivers that carefully, so I may have > >>>>> missed something, but it looks like the only drivers that can have the > >>>>> sysdev as the parent or grandparent are cdns3 and dwc3. > >>>>> > >>>> I cross checked and these are two drivers that are creating xhci-plat device. > >>>> So this patch would definitely work. However I am not sure in future if any > >>>> device created via device tree would want to use this feature. For now, > >>>> it looks good. It Mathias, Do you see any problem with this approach? > >>>> > >> > >> Would work for now but seems like a risk to assume this would hold for all future > >> xhci platform devices. > >> > > Agree that it may break in future for other drivers. > > > >>> > >>> Can you please provide your suggestions on this? We have discussed about > >>> 3 approaches here other than the whole platform data refactoring done. > >>> > >>> (1) Introduce a new dT property and expect dwc3/host.c to set this property > >>> to skip the phy initialization. > >> > >> Adding one more device property to swnode in dwc3/host.c starts > >> to look like the best option for now even if it didn't appeal initially. > >> > >> The place creating the xhci platform device should have best info on what properties > >> are needed for the platform device. > >> > >> So this would be just like Heikki's first suggestion, or Sandeep's patches 2/3 and 3/3 in: > >> https://patchwork.kernel.org/project/linux-arm-msm/cover/1636353710-25582-1-git-send-email-quic_c_sanm@quicinc.com/ > >> but without the devicetree binding documentation part. > >> > > Why do you say devicetree binding doc is not needed in this case? Possible > > that xhci-plat's device can be coming from dT and this param is passed to > > skip initialization of PHY. > > Adding it is fine by me. It was rejected earlier by Rob Herring > > But we can live without it. > In dwc3 and cdns3 "pure" platform case we add the device property when > creating the device. > > In dT case we should have a compatible entry, and we can add a matching > entry in usb_xhci_of_match[] which sets the needed quirk. > Got it. Thanks for the explanation. We can go with Sandeep's patches 2/3 and 3/3 which add dT param and can be set by the dwc3/host.c Thanks, Pavan