Received: by 2002:a05:6a10:2726:0:0:0:0 with SMTP id ib38csp1209652pxb; Wed, 6 Apr 2022 11:23:21 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxij2hycqstC47gj9YB3cY0My9yVhVj639tJh8aXqO0zS4xwnC0U9AdEP5ABLMCUGlrDBxL X-Received: by 2002:a63:f24c:0:b0:383:c279:e662 with SMTP id d12-20020a63f24c000000b00383c279e662mr8215288pgk.303.1649269400881; Wed, 06 Apr 2022 11:23:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1649269400; cv=none; d=google.com; s=arc-20160816; b=RgnzHoSDh6FcY7JRfGVqDpc8jXrZrxA8jo15KZDMQ9nOOuxh42edMrCBPuln+0s26m JTCBM3l1SSqkV79CSJV5iAXqcFsnIDl2U6uPK8f0J5Ndw37QHSM9pg0X8O7LEtNcFOPB F9wiAVRGmqyyEPFxzb6zBG8uPDzviWDXO1PsYb/X+8Vf76s3wvvfxjsabE3UNBnb+F1c UAGxYUioQSI6cGBhr5mygp7VGIGY6KJLA/yFJ6S49aH9LE5KllKOgqVLyp6Wcjqe6W85 7C1rb99vCedPMoolD54j6+ksFxCMFGYyoLBfO1Qy15yJgsctm6RdqCP624V0XEwLBZ6U ClcA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=GaW7FgolfFDBhyUTyiLwUk8mLKs3c4GKE7zSYpBz7LQ=; b=MHkoeYFeHT3SgIjSnkyA+tSGPIwuyEpXQqqD0TCm1+UryCpxrUXU/qWkHT5fNFxvtL +Opr6d52S/PpMb8GVyA4h80VPVstkvBNyU+RIRrHi4CnRrtUE+2YgWglcVrNBdLYVtWZ R3Gn0K5XfwCVTAj+BOuLGLzX8Dlyg9Kp7jsSwR1VjWEtE+C8E6S9HdQQrvIdNtvfJrj/ +KOA8nWeiFdNV3768dIKSrrsOA1ZqWNQ6F+nRXVT/aGUeUu6ZFtI57UjDTymT2g5HRrU xfI+KucWhbbZTjhC2TLF7jdsR8+epSFY1k+zzLtxo+NkCsapSSO0oQRt3WyJjJtPDfNe v4cQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [2620:137:e000::1:18]) by mx.google.com with ESMTPS id q7-20020a170902eb8700b001569582f24bsi9600756plg.118.2022.04.06.11.23.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 06 Apr 2022 11:23:20 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 77A4B8C7D8; Wed, 6 Apr 2022 11:06:26 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240052AbiDFSIP (ORCPT + 99 others); Wed, 6 Apr 2022 14:08:15 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56356 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S240360AbiDFSHs (ORCPT ); Wed, 6 Apr 2022 14:07:48 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id CDB01D1110; Wed, 6 Apr 2022 09:46:03 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 9B00412FC; Wed, 6 Apr 2022 09:46:03 -0700 (PDT) Received: from eglon.cambridge.arm.com (eglon.cambridge.arm.com [10.1.196.218]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id EDC333F73B; Wed, 6 Apr 2022 09:46:02 -0700 (PDT) From: James Morse To: linux-kernel@vger.kernel.org, stable@vger.kernel.org Cc: James Morse , Catalin Marinas Subject: [stable:PATCH v4.9.309 03/43] arm64: Add MIDR encoding for Arm Cortex-A55 and Cortex-A35 Date: Wed, 6 Apr 2022 17:45:06 +0100 Message-Id: <20220406164546.1888528-3-james.morse@arm.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20220406164546.1888528-1-james.morse@arm.com> References: <0220406164217.1888053-1-james.morse@arm.com> <20220406164546.1888528-1-james.morse@arm.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,RDNS_NONE, SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Suzuki K Poulose commit 6e616864f21160d8d503523b60a53a29cecc6f24 upstream. Update the MIDR encodings for the Cortex-A55 and Cortex-A35 Cc: Mark Rutland Reviewed-by: Dave Martin Signed-off-by: Suzuki K Poulose Signed-off-by: Will Deacon Signed-off-by: James Morse --- arch/arm64/include/asm/cputype.h | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm64/include/asm/cputype.h b/arch/arm64/include/asm/cputype.h index 39d1db68748d..2270a5f31271 100644 --- a/arch/arm64/include/asm/cputype.h +++ b/arch/arm64/include/asm/cputype.h @@ -83,6 +83,8 @@ #define ARM_CPU_PART_CORTEX_A53 0xD03 #define ARM_CPU_PART_CORTEX_A73 0xD09 #define ARM_CPU_PART_CORTEX_A75 0xD0A +#define ARM_CPU_PART_CORTEX_A35 0xD04 +#define ARM_CPU_PART_CORTEX_A55 0xD05 #define APM_CPU_PART_POTENZA 0x000 @@ -98,6 +100,8 @@ #define MIDR_CORTEX_A72 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A72) #define MIDR_CORTEX_A73 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A73) #define MIDR_CORTEX_A75 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A75) +#define MIDR_CORTEX_A35 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A35) +#define MIDR_CORTEX_A55 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A55) #define MIDR_THUNDERX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX) #define MIDR_THUNDERX_81XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_81XX) #define MIDR_CAVIUM_THUNDERX2 MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX2) -- 2.30.2