Received: by 2002:a05:6a10:2726:0:0:0:0 with SMTP id ib38csp1210876pxb; Wed, 6 Apr 2022 11:25:16 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzYIewMiDLEhPi+pxdzpN1qMl290kt6OHKB4h3nhcBaGgkZ+Ry7KQE5Jlm2nfuljIdxo/oV X-Received: by 2002:a17:90b:1b10:b0:1c7:3413:87e0 with SMTP id nu16-20020a17090b1b1000b001c7341387e0mr11423544pjb.132.1649269515864; Wed, 06 Apr 2022 11:25:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1649269515; cv=none; d=google.com; s=arc-20160816; b=BKlFfC/C0y7O7TGhfY4vTij5wSWPSy5jR1HNaz89U790J0pD6sUXfhh62NchF4Qved KjTapDokK55ArzHbsgS7vrUsCM7H9sASjOqewWoCeGIyV9y0Ln4FBfMYmNPLG0J132nu I9HGacGQIEPmM+ZPnFuMkHBewpQqZlYG6SE1L2/ZPL5baMepRsYlNrtVLPT5u8FhjDER 49IhVSPE7clnxuA8p9nFSkvX329nK12rZGCBYs/DpcO2oc7tkJynZXn181Vy+rUBKkt/ VFsN8D1HmxmeMb8z35M19YsnOa9aKgS79xkFilw135UFewSbWaAebsY/hL5zUtBRVwyq wPHg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=APPLmHKRIerzSZ4OpWGnqO8ji+igarPdrzKpexjreTE=; b=B8fFNrNokDuhAlWGLAeYQjkG2Fx+9AbL/97o1AUMvr9aQlkVzyjWBb02KuranJAF6y 3Gi/h0g51g/yyczkpMX3ryxaIv8XCTezXKKpf8Dk6RQNaojLSFisgFzGLlrfRZ7/6cmN PEwQqsMvuSjWp7x5sF9Arnws7r5uFirE/G+olq0Dbgy1vGEjJGEXCsV4d750vbuXO1xt MJzM9OQCPX1OwNh5/QlfoYKveHbaB91E0LSohsyL7sjsfyD0Y6gByicTeC6wZtPFkSzN H54GFuHNO+vnNNzwAwNJFcMhqulMQpdFc7StrQXt04N3MI1j7UswJQWNwrJ44VgINv5T wT4w== ARC-Authentication-Results: i=1; mx.google.com; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [23.128.96.19]) by mx.google.com with ESMTPS id a5-20020a63cd45000000b00398580600aasi17386582pgj.433.2022.04.06.11.25.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 06 Apr 2022 11:25:15 -0700 (PDT) Received-SPF: softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) client-ip=23.128.96.19; Authentication-Results: mx.google.com; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id DA9471F9A2B; Wed, 6 Apr 2022 11:08:18 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240358AbiDFSJ4 (ORCPT + 99 others); Wed, 6 Apr 2022 14:09:56 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45626 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S240504AbiDFSID (ORCPT ); Wed, 6 Apr 2022 14:08:03 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id E17B7FFF73; Wed, 6 Apr 2022 09:46:22 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id C8B1623A; Wed, 6 Apr 2022 09:46:22 -0700 (PDT) Received: from eglon.cambridge.arm.com (eglon.cambridge.arm.com [10.1.196.218]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 277633F73B; Wed, 6 Apr 2022 09:46:22 -0700 (PDT) From: James Morse To: linux-kernel@vger.kernel.org, stable@vger.kernel.org Cc: James Morse , Catalin Marinas Subject: [stable:PATCH v4.9.309 23/43] arm64: Add Cortex-X2 CPU part definition Date: Wed, 6 Apr 2022 17:45:26 +0100 Message-Id: <20220406164546.1888528-23-james.morse@arm.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20220406164546.1888528-1-james.morse@arm.com> References: <0220406164217.1888053-1-james.morse@arm.com> <20220406164546.1888528-1-james.morse@arm.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,RDNS_NONE, SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Anshuman Khandual commit 72bb9dcb6c33cfac80282713c2b4f2b254cd24d1 upstream. Add the CPU Partnumbers for the new Arm designs. Cc: Will Deacon Cc: Suzuki Poulose Cc: linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org Signed-off-by: Anshuman Khandual Reviewed-by: Suzuki K Poulose Link: https://lore.kernel.org/r/1642994138-25887-2-git-send-email-anshuman.khandual@arm.com Signed-off-by: Catalin Marinas Signed-off-by: James Morse --- arch/arm64/include/asm/cputype.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/include/asm/cputype.h b/arch/arm64/include/asm/cputype.h index 1a1c9ecc9fcc..498316001ccd 100644 --- a/arch/arm64/include/asm/cputype.h +++ b/arch/arm64/include/asm/cputype.h @@ -89,6 +89,7 @@ #define ARM_CPU_PART_NEOVERSE_N1 0xD0C #define ARM_CPU_PART_CORTEX_A77 0xD0D #define ARM_CPU_PART_CORTEX_A710 0xD47 +#define ARM_CPU_PART_CORTEX_X2 0xD48 #define ARM_CPU_PART_NEOVERSE_N2 0xD49 #define APM_CPU_PART_POTENZA 0x000 @@ -111,6 +112,7 @@ #define MIDR_NEOVERSE_N1 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_NEOVERSE_N1) #define MIDR_CORTEX_A77 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A77) #define MIDR_CORTEX_A710 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A710) +#define MIDR_CORTEX_X2 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_X2) #define MIDR_NEOVERSE_N2 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_NEOVERSE_N2) #define MIDR_THUNDERX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX) #define MIDR_THUNDERX_81XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_81XX) -- 2.30.2