Received: by 2002:a05:6a10:2726:0:0:0:0 with SMTP id ib38csp1318318pxb; Wed, 6 Apr 2022 14:53:34 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz40BuCH2duFDAhUPnPoaN6aBb2/jKMZnDCzSbpSeWf/FIlAJakTFB5BmrPDBQHF0PB8xfh X-Received: by 2002:a17:906:79c4:b0:6cf:5489:da57 with SMTP id m4-20020a17090679c400b006cf5489da57mr10172690ejo.48.1649282014308; Wed, 06 Apr 2022 14:53:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1649282014; cv=none; d=google.com; s=arc-20160816; b=ZqT4al+d/mKsVw0M2+0slCfVk9VJtVrbPt0AdRVJ99E/3RztTpyHRPSGO0tpCjn6ME LFayUydq2YJSm5OWL7gRwJmbYb+tgS17uOcZTUG670wwo7lqXe6X17hMmWuNLDXxvHwl RZwAqNMIfNQhh7UDNWoAdgd/UMcdCWDASIEuu0xvsGFG7Enodypdmpz3UC1dyk/nWQDh EhHeZkd+yT9kSBNDotZZytk6gAgOGo0q2RfTbpZCiwiDALqTckq0/yGHi/Vg9CS81411 FWvEIrnLPXGg5VnrNEmDVOUoUsdOkb6r75hXDlc+GNNITBjzsuna25eYSjnP3EO9/LlH /eAw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=6P9s5Pfyg0imSUwq9wAddoG3pxppHeeitNykqDXyCpk=; b=mc5xEBBFKLjuuJZqUqhqAZPulFaqUBbcNtGipkub+T3mquz8UmGVIathwwdreW2XlN +l9k0Wv4QSqwy/AWwolgANcyDE3GECJdO5r8spWXMFV+7hLPpdQCCO0hROPVodTyy+CO d0bEucgUJCf3zYcIhCNNksW3Qm99xNV3O+QV4AvCMI+6ZKdig92cCMCkwO/ANjk2+rmd aDwBhcYxRViHp9uSy2wUpNEdFO4FqWuWC/HVKI+r0phBoceyF/lYMNIwqvo348sAh9I1 OePQFSkC0FRdnAy3odG69fBURUBYbXJlgMOS+dcQ/MyRotH2/oxD4hDhMz0SCFsO+jky ga6A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=GF576Clc; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id ka1-20020a170907990100b006dfba0d4c3csi12155975ejc.268.2022.04.06.14.53.08; Wed, 06 Apr 2022 14:53:34 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=GF576Clc; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235251AbiDFVJS (ORCPT + 99 others); Wed, 6 Apr 2022 17:09:18 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56728 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235322AbiDFVI7 (ORCPT ); Wed, 6 Apr 2022 17:08:59 -0400 Received: from mail-wm1-x336.google.com (mail-wm1-x336.google.com [IPv6:2a00:1450:4864:20::336]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id ACF471BA473 for ; Wed, 6 Apr 2022 12:47:20 -0700 (PDT) Received: by mail-wm1-x336.google.com with SMTP id l62-20020a1c2541000000b0038e4570af2fso2305600wml.5 for ; Wed, 06 Apr 2022 12:47:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=6P9s5Pfyg0imSUwq9wAddoG3pxppHeeitNykqDXyCpk=; b=GF576ClcIsEofbAP2j1P7tsOtdvxsseKB4/P4WqGYnUpIlvk0oWHnQ/DkHerUA2Qkg iQ5QuooFls9VrUpq3OP/D53ipG9Cfpri9WU0LZGJOiPift1YHpX/MsraINbhrToonxfz 1MqA5RS6t/d+smypM1jWBzgsx7g+RNljB4lnqxWWfVXDIPqVcKsGOXSP+pHiYKDbmf7k u/yi//ld94raEu1DGcaIQbeEAMQyltW05cVAi4yx7a6xxdhVK39fwJsS/UyjMJLkhbiV mvyUf5tATN1zYaaK+CrfeP4+E3pHKJ8E2a8bid9/JHaxVavrOjPXV2mDrmbN3nqWiyOM nVOw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=6P9s5Pfyg0imSUwq9wAddoG3pxppHeeitNykqDXyCpk=; b=YBxYm2A9UCjDj0YYz/e6oPXVkVT/0xpFO8hFW2lxwuqGRaS/whb8r0+rKPnwA/UXEQ sMrfCLwdBfHjU3CSY+iQs17/NLJppG1bxMjB2rNI8FtK+KFm4ViNmXxyRdinMKSenMq9 c55ogiKTxtMNrEUJBJN/W+p4aW2vLFqp463LuTr2+OX6RhoXW+v0XhlmweAW7eD0UkvP Nky4ZHfFR8Eg/JZl22I9tasrdf43Ihmw8ly5IRDibAvLqhgjD2z1HQmS0fV6tfD5ICHQ 6TGYVQZnxtZQGtN9B/smQWu7ELLc8cYLFZRfFP0NVaf57dFcU7VoAd/Eho12r2vEEWj+ 3eDQ== X-Gm-Message-State: AOAM532TwEPV0ZXnfrEQ7p7MoTcUq16MaFe8OJld8eFLpO65Echj9xwj n9dDSVtQyzzLA5z4mkc2xmXA9jMrm7aovDthT8GcZA== X-Received: by 2002:a05:600c:1d8a:b0:38e:6bc4:e2ac with SMTP id p10-20020a05600c1d8a00b0038e6bc4e2acmr8856320wms.118.1649274439155; Wed, 06 Apr 2022 12:47:19 -0700 (PDT) MIME-Version: 1.0 References: <20220308205000.27646-1-mike.leach@linaro.org> <20220308205000.27646-6-mike.leach@linaro.org> <20220405172200.GB4151723@p14s> In-Reply-To: <20220405172200.GB4151723@p14s> From: Mike Leach Date: Wed, 6 Apr 2022 20:47:08 +0100 Message-ID: Subject: Re: [PATCH 05/10] coresight: etm3x: Use trace ID API to allocate IDs To: Mathieu Poirier Cc: suzuki.poulose@arm.com, coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, peterz@infradead.org, mingo@redhat.com, acme@kernel.org, linux-perf-users@vger.kernel.org, leo.yan@linaro.org Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hii On Tue, 5 Apr 2022 at 18:22, Mathieu Poirier wrote: > > On Tue, Mar 08, 2022 at 08:49:55PM +0000, Mike Leach wrote: > > Use the TraceID API to allocate ETM trace IDs dynamically. > > > > As with the etm4x we allocate on enable / disable for perf, > > allocate on enable / reset for sysfs. > > > > Additionally we allocate on sysfs file read as both perf and sysfs > > can read the ID before enabling the hardware. > > > > Remove sysfs option to write trace ID - which is inconsistent with > > both the dynamic allocation method and the fixed allocation method > > previously used. > > > > Signed-off-by: Mike Leach > > --- > > drivers/hwtracing/coresight/coresight-etm.h | 2 + > > .../coresight/coresight-etm3x-core.c | 72 ++++++++++++++++--- > > .../coresight/coresight-etm3x-sysfs.c | 28 +++----- > > 3 files changed, 71 insertions(+), 31 deletions(-) > > > > diff --git a/drivers/hwtracing/coresight/coresight-etm.h b/drivers/hwtracing/coresight/coresight-etm.h > > index f3ab96eaf44e..3667428d38b6 100644 > > --- a/drivers/hwtracing/coresight/coresight-etm.h > > +++ b/drivers/hwtracing/coresight/coresight-etm.h > > @@ -287,4 +287,6 @@ int etm_get_trace_id(struct etm_drvdata *drvdata); > > void etm_set_default(struct etm_config *config); > > void etm_config_trace_mode(struct etm_config *config); > > struct etm_config *get_etm_config(struct etm_drvdata *drvdata); > > +int etm_read_alloc_trace_id(struct etm_drvdata *drvdata); > > +void etm_release_trace_id(struct etm_drvdata *drvdata); > > #endif > > diff --git a/drivers/hwtracing/coresight/coresight-etm3x-core.c b/drivers/hwtracing/coresight/coresight-etm3x-core.c > > index 7d413ba8b823..98213503bd09 100644 > > --- a/drivers/hwtracing/coresight/coresight-etm3x-core.c > > +++ b/drivers/hwtracing/coresight/coresight-etm3x-core.c > > @@ -32,6 +32,7 @@ > > > > #include "coresight-etm.h" > > #include "coresight-etm-perf.h" > > +#include "coresight-trace-id.h" > > > > /* > > * Not really modular but using module_param is the easiest way to > > @@ -490,18 +491,57 @@ static int etm_trace_id(struct coresight_device *csdev) > > return etm_get_trace_id(drvdata); > > } > > > > +int etm_read_alloc_trace_id(struct etm_drvdata *drvdata) > > +{ > > + int trace_id; > > + > > + /* > > + * This will allocate a trace ID to the cpu, > > + * or return the one currently allocated. > > + */ > > + trace_id = coresight_trace_id_get_cpu_id(drvdata->cpu, > > + coresight_get_trace_id_map()); > > + if (trace_id > 0) { > > + spin_lock(&drvdata->spinlock); > > + drvdata->traceid = (u8)trace_id; > > + spin_unlock(&drvdata->spinlock); > > + } else { > > + pr_err("Failed to allocate trace ID for %s on CPU%d\n", > > + dev_name(&drvdata->csdev->dev), drvdata->cpu); > > + } > > + return trace_id; > > +} > > + > > +void etm_release_trace_id(struct etm_drvdata *drvdata) > > +{ > > + coresight_trace_id_put_cpu_id(drvdata->cpu, > > + coresight_get_trace_id_map()); > > + spin_lock(&drvdata->spinlock); > > + drvdata->traceid = 0; > > + spin_unlock(&drvdata->spinlock); > > +} > > + > > static int etm_enable_perf(struct coresight_device *csdev, > > struct perf_event *event) > > { > > struct etm_drvdata *drvdata = dev_get_drvdata(csdev->dev.parent); > > + int ret; > > > > if (WARN_ON_ONCE(drvdata->cpu != smp_processor_id())) > > return -EINVAL; > > > > + ret = etm_read_alloc_trace_id(drvdata); > > + if (ret < 0) > > + return ret; > > > > For etm4x, this was done after etm_parse_event_config(). Please do the same > here. > > > > /* Configure the tracer based on the session's specifics */ > > etm_parse_event_config(drvdata, event); > > /* And enable it */ > > - return etm_enable_hw(drvdata); > > + ret = etm_enable_hw(drvdata); > > + > > + if (ret) > > + etm_release_trace_id(drvdata); > > + return ret; > > } > > > > static int etm_enable_sysfs(struct coresight_device *csdev) > > @@ -510,6 +550,10 @@ static int etm_enable_sysfs(struct coresight_device *csdev) > > struct etm_enable_arg arg = { }; > > int ret; > > > > + ret = etm_read_alloc_trace_id(drvdata); > > + if (ret < 0) > > + return ret; > > + > > Please add the same comment as in etm4_disable_sysfs() in etm_disable_sysfs(). > Agreed for both comments on this patch Thanks Mike > > spin_lock(&drvdata->spinlock); > > > > /* > > @@ -532,6 +576,8 @@ static int etm_enable_sysfs(struct coresight_device *csdev) > > > > if (!ret) > > dev_dbg(&csdev->dev, "ETM tracing enabled\n"); > > + else > > + etm_release_trace_id(drvdata); > > return ret; > > } > > > > @@ -611,6 +657,8 @@ static void etm_disable_perf(struct coresight_device *csdev) > > coresight_disclaim_device_unlocked(csdev); > > > > CS_LOCK(drvdata->base); > > + > > + etm_release_trace_id(drvdata); > > } > > > > static void etm_disable_sysfs(struct coresight_device *csdev) > > @@ -781,11 +829,6 @@ static void etm_init_arch_data(void *info) > > CS_LOCK(drvdata->base); > > } > > > > -static void etm_init_trace_id(struct etm_drvdata *drvdata) > > -{ > > - drvdata->traceid = coresight_get_trace_id(drvdata->cpu); > > -} > > - > > static int __init etm_hp_setup(void) > > { > > int ret; > > @@ -871,7 +914,6 @@ static int etm_probe(struct amba_device *adev, const struct amba_id *id) > > if (etm_arch_supported(drvdata->arch) == false) > > return -EINVAL; > > > > - etm_init_trace_id(drvdata); > > etm_set_default(&drvdata->config); > > > > pdata = coresight_get_platform_data(dev); > > @@ -891,10 +933,12 @@ static int etm_probe(struct amba_device *adev, const struct amba_id *id) > > return PTR_ERR(drvdata->csdev); > > > > ret = etm_perf_symlink(drvdata->csdev, true); > > - if (ret) { > > - coresight_unregister(drvdata->csdev); > > - return ret; > > - } > > + if (ret) > > + goto cs_unregister; > > + > > + ret = etm_read_alloc_trace_id(drvdata); > > + if (ret < 0) > > + goto cs_unregister; > > > > etmdrvdata[drvdata->cpu] = drvdata; > > > > @@ -907,6 +951,10 @@ static int etm_probe(struct amba_device *adev, const struct amba_id *id) > > } > > > > return 0; > > + > > +cs_unregister: > > + coresight_unregister(drvdata->csdev); > > + return ret; > > } > > > > static void clear_etmdrvdata(void *info) > > @@ -922,6 +970,8 @@ static void etm_remove(struct amba_device *adev) > > > > etm_perf_symlink(drvdata->csdev, false); > > > > + etm_release_trace_id(drvdata); > > + > > /* > > * Taking hotplug lock here to avoid racing between etm_remove and > > * CPU hotplug call backs. > > diff --git a/drivers/hwtracing/coresight/coresight-etm3x-sysfs.c b/drivers/hwtracing/coresight/coresight-etm3x-sysfs.c > > index e8c7649f123e..3ee70b174240 100644 > > --- a/drivers/hwtracing/coresight/coresight-etm3x-sysfs.c > > +++ b/drivers/hwtracing/coresight/coresight-etm3x-sysfs.c > > @@ -86,6 +86,8 @@ static ssize_t reset_store(struct device *dev, > > > > etm_set_default(config); > > spin_unlock(&drvdata->spinlock); > > + /* release trace id outside the spinlock as this fn uses it */ > > + etm_release_trace_id(drvdata); > > } > > > > return size; > > @@ -1189,30 +1191,16 @@ static DEVICE_ATTR_RO(cpu); > > static ssize_t traceid_show(struct device *dev, > > struct device_attribute *attr, char *buf) > > { > > - unsigned long val; > > - struct etm_drvdata *drvdata = dev_get_drvdata(dev->parent); > > - > > - val = etm_get_trace_id(drvdata); > > - > > - return sprintf(buf, "%#lx\n", val); > > -} > > - > > -static ssize_t traceid_store(struct device *dev, > > - struct device_attribute *attr, > > - const char *buf, size_t size) > > -{ > > - int ret; > > - unsigned long val; > > + int trace_id; > > struct etm_drvdata *drvdata = dev_get_drvdata(dev->parent); > > > > - ret = kstrtoul(buf, 16, &val); > > - if (ret) > > - return ret; > > + trace_id = etm_read_alloc_trace_id(drvdata); > > + if (trace_id < 0) > > + return trace_id; > > > > - drvdata->traceid = val & ETM_TRACEID_MASK; > > - return size; > > + return sprintf(buf, "%#x\n", trace_id); > > } > > -static DEVICE_ATTR_RW(traceid); > > +static DEVICE_ATTR_RO(traceid); > > > > static struct attribute *coresight_etm_attrs[] = { > > &dev_attr_nr_addr_cmp.attr, > > -- > > 2.17.1 > > -- Mike Leach Principal Engineer, ARM Ltd. Manchester Design Centre. UK