Received: by 2002:a05:6a10:83d0:0:0:0:0 with SMTP id o16csp62969pxh; Thu, 7 Apr 2022 14:03:25 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw1ABWhZpmRk7KHVYDRhfx3hNkcoehWUbckoIIW01CN3jOqu5wl+u7ElhSJQPEh1ErvG1rh X-Received: by 2002:a63:3f0e:0:b0:386:1d94:312a with SMTP id m14-20020a633f0e000000b003861d94312amr12868570pga.317.1649365405609; Thu, 07 Apr 2022 14:03:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1649365405; cv=none; d=google.com; s=arc-20160816; b=Ssbhd1q+aYV56K1yeJpBCwINzTslWkKK6Jz1ZneCSxTtunQWz6o7s8ujuyvGT6gcqK Qo7KVenphe00VwwuEFSi+iySXiBGsaqFYlZWKW8VcA/SGndsFp2ZpyRNn/1vG44EwJ26 cQMc2OyZqP55Bxl7D8z5c4LlPLrO7mg4vuhvpRLrEqY8fpTy3Q6ZAnGrA2ndBar8YOoe 8weukDrIzJSmqN8M+zDWEulM0yBz5AX1mcllq2vsTZXA5tvYijlPbnHyVji+DelIvt6M pdYhyWO8XwESCg+RZfWSzyldTF3cTLrp77LR/29VJHVfspNaahoL9FppRHZBIwMMOjbf AMUA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=FVrlZ4LfSJT/1dhPAKqU/CUJXPQRxWgFFdHffKqofpg=; b=UfGTxgGZpIMY8hb9tkUpPAaVcSiQU+PGkICiNfQzkyDAmoUD2PTlohN6Lo0lqCXVyr 4Qh5M4qOGBBcpSbC+E69nbu2CqZcHLmT3c8k7HvjMbWZhNoZDRD53Y5mWwW6j9BeaehP u95LMRrCSXMXr3RUqrrqDGhOHPDNCHycSPxRzOjYW5yya3XBqy2FQBu0u9iJN7dS4F5c 9Myas2XwtQ65/8tSsc6Bww2l/DVcnAML381Ux+dykiQtAsQW4mttGzwcJHIiTW1qyeBT eBlwVIcOFOCcEGEO2+7ly65tROI6Cisqjrj64nkUXLTTEi0KNzEhwyZ2ngCGa+5SFynS cxpQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [2620:137:e000::1:18]) by mx.google.com with ESMTPS id a5-20020a63cd45000000b00398580600aasi20654519pgj.433.2022.04.07.14.03.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 07 Apr 2022 14:03:25 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email [IPv6:2620:137:e000::1:20]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id CE739462B06; Thu, 7 Apr 2022 13:08:04 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1345077AbiDGPqk (ORCPT + 99 others); Thu, 7 Apr 2022 11:46:40 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42882 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1345065AbiDGPqR (ORCPT ); Thu, 7 Apr 2022 11:46:17 -0400 Received: from metis.ext.pengutronix.de (metis.ext.pengutronix.de [IPv6:2001:67c:670:201:290:27ff:fe1d:cc33]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E5A34C1C8C for ; Thu, 7 Apr 2022 08:44:14 -0700 (PDT) Received: from dude03.red.stw.pengutronix.de ([2a0a:edc0:0:1101:1d::39]) by metis.ext.pengutronix.de with esmtp (Exim 4.92) (envelope-from ) id 1ncUIs-0007bF-17; Thu, 07 Apr 2022 17:44:10 +0200 From: Philipp Zabel To: devicetree@vger.kernel.org Cc: Rob Herring , Krzysztof Kozlowski , Neil Armstrong , linux-kernel@vger.kernel.org, Peter Griffin Subject: [PATCH 12/14] dt-bindings: reset: st,sti-picophyreset: Convert to yaml Date: Thu, 7 Apr 2022 17:43:36 +0200 Message-Id: <20220407154338.4190674-12-p.zabel@pengutronix.de> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20220407154338.4190674-1-p.zabel@pengutronix.de> References: <20220407154338.4190674-1-p.zabel@pengutronix.de> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-SA-Exim-Connect-IP: 2a0a:edc0:0:1101:1d::39 X-SA-Exim-Mail-From: p.zabel@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: linux-kernel@vger.kernel.org X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,RDNS_NONE, SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert the device tree bindings for the STMicroelectronics STi SoftReset controller to YAML schema to allow participating in DT validation. Signed-off-by: Philipp Zabel Cc: Peter Griffin --- .../bindings/reset/st,sti-picophyreset.txt | 42 ----------------- .../reset/st,stih407-picophyreset.yaml | 47 +++++++++++++++++++ 2 files changed, 47 insertions(+), 42 deletions(-) delete mode 100644 Documentation/devicetree/bindings/reset/st,sti-picophyreset.txt create mode 100644 Documentation/devicetree/bindings/reset/st,stih407-picophyreset.yaml diff --git a/Documentation/devicetree/bindings/reset/st,sti-picophyreset.txt b/Documentation/devicetree/bindings/reset/st,sti-picophyreset.txt deleted file mode 100644 index 9ca27761f811..000000000000 --- a/Documentation/devicetree/bindings/reset/st,sti-picophyreset.txt +++ /dev/null @@ -1,42 +0,0 @@ -STMicroelectronics STi family Sysconfig Picophy SoftReset Controller -============================================================================= - -This binding describes a reset controller device that is used to enable and -disable on-chip PicoPHY USB2 phy(s) using "softreset" control bits found in -the STi family SoC system configuration registers. - -The actual action taken when softreset is asserted is hardware dependent. -However, when asserted it may not be possible to access the hardware's -registers and after an assert/deassert sequence the hardware's previous state -may no longer be valid. - -Please refer to Documentation/devicetree/bindings/reset/reset.txt -for common reset controller binding usage. - -Required properties: -- compatible: Should be "st,stih407-picophyreset" -- #reset-cells: 1, see below - -Example: - - picophyreset: picophyreset-controller { - compatible = "st,stih407-picophyreset"; - #reset-cells = <1>; - }; - -Specifying picophyreset control of devices -======================================= - -Device nodes should specify the reset channel required in their "resets" -property, containing a phandle to the picophyreset device node and an -index specifying which channel to use, as described in -Documentation/devicetree/bindings/reset/reset.txt. - -Example: - - usb2_picophy0: usbpicophy@0 { - resets = <&picophyreset STIH407_PICOPHY0_RESET>; - }; - -Macro definitions for the supported reset channels can be found in: -include/dt-bindings/reset/stih407-resets.h diff --git a/Documentation/devicetree/bindings/reset/st,stih407-picophyreset.yaml b/Documentation/devicetree/bindings/reset/st,stih407-picophyreset.yaml new file mode 100644 index 000000000000..329ae4ae1a10 --- /dev/null +++ b/Documentation/devicetree/bindings/reset/st,stih407-picophyreset.yaml @@ -0,0 +1,47 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/reset/st,stih407-picophyreset.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: STMicroelectronics STi family Sysconfig Picophy SoftReset Controller + +maintainers: + - Peter Griffin + +description: | + This binding describes a reset controller device that is used to enable and + disable on-chip PicoPHY USB2 phy(s) using "softreset" control bits found in + the STi family SoC system configuration registers. + + The actual action taken when softreset is asserted is hardware dependent. + However, when asserted it may not be possible to access the hardware's + registers and after an assert/deassert sequence the hardware's previous state + may no longer be valid. + +properties: + compatible: + const: st,stih407-picophyreset + + '#reset-cells': + const: 1 + +required: + - compatible + - '#reset-cells' + +additionalProperties: false + +examples: + - | + #include + + picophyreset: picophyreset-controller { + compatible = "st,stih407-picophyreset"; + #reset-cells = <1>; + }; + + // Specifying picophyreset control of devices + usb2_picophy0: usbpicophy { + resets = <&picophyreset STIH407_PICOPHY0_RESET>; + }; -- 2.30.2