Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18;
Date:   Thu, 7 Apr 2022 12:16:53 +0300
From:   Abel Vesa <abel.vesa@nxp.com>
To:     "Peng Fan (OSS)" <peng.fan@oss.nxp.com>
Cc:     sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org,
        s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com,
        linux-imx@nxp.com, linux-clk@vger.kernel.org,
        devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
        linux-kernel@vger.kernel.org, Peng Fan <peng.fan@nxp.com>
Subject: Re: [PATCH 2/2] clk: imx8mq: add 27m phy pll ref clock
Message-ID: <Yk6sBUhus7XWdYy5@abelvesa>
References: <20220225090002.2497057-1-peng.fan@oss.nxp.com>
 <20220225090002.2497057-3-peng.fan@oss.nxp.com>
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20220225090002.2497057-3-peng.fan@oss.nxp.com>
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?rRdagD4fbjIn3W4om9ZgVKXx7niuFzzH/8OsN13FA/Fi0JbZcoLSMBHv6V1D?=
 =?us-ascii?Q?SYrMLsfbBEFqbweRUH/visCAdqs2fFv03sULEky1Vg23N6+hkhSgK1tYo34m?=
 =?us-ascii?Q?ZVuIWl+Vb2G0mGMzz2bVwgOj52jzow2BVHQssW2p/TSQqz56Zu4xLpbQpC8M?=
 =?us-ascii?Q?B+g+GJLlQwRZZiAFH0eBbnZfHLA/grZ8MgGRRYpW9CMv73bF1FjP6Rwi9uwl?=
 =?us-ascii?Q?QB0ABcDq4SHL5kSiliQ7a6MdqEJwh3w4xMKsftEMJVhq9bImw+3+QSncZsS6?=
 =?us-ascii?Q?f3hWk0B4K43YGupeWQuNBPZREL9VSN9iaO9jjXoq+vrcl+v2J6REX+Mk/JeA?=
 =?us-ascii?Q?6gl5+7Mx20swN+7eXgTDIU6BVa5jrxfjznWtGh/M1OwWb1vFswDwwN3uKl0K?=
 =?us-ascii?Q?utbcktM1/wlxxLaEZyAV8MVjjZdu9bBvFHlUw9yfQr7D6o9Fr479q0o2vlwV?=
 =?us-ascii?Q?ckLP5PBTo+3MZHrcZ/KXgwKbDWS3SV8dYLRjEZThjpVPmZ9oFJK5pvs5jCck?=
 =?us-ascii?Q?Nn+ebWvg6oz7tICwB8UrWUseZgNh0JQL6EYDzrUMwUEg8c5sodRDlaNeq3f/?=
 =?us-ascii?Q?mA6by23ulkRMuo0BMQvme0TCg1oiildWsJYlGYZowmeotmmyiUBAMUP/++O/?=
 =?us-ascii?Q?TU7Fw0CcbUpouDj5O5gQ+Hc2RXiuDAcqiZrptKA4Xi97p9hE63kCy9u3sz3y?=
 =?us-ascii?Q?sp1Q6vEQRxRxXADwuDucH2K+OACOKEaEI2+HsEPArKkwMnhhjf6F1uSdpEEx?=
 =?us-ascii?Q?ppZufJ5fMUwKYeTQL6L8loT6uwV3Hz/Wc99DlbBytUIAiC06oW0V/onmpdHp?=
 =?us-ascii?Q?1Rpix+A6jOZ9f/7iCIga/VM1nGQylcLSNSGfGVj4HlGgA1/v3xD2l3VMgPp3?=
 =?us-ascii?Q?aBXJLFUavCzhs3VLGcamfsNKLslb8QuywS/Aui3M2aEv/MrTZJ9uf/9/pNUG?=
 =?us-ascii?Q?MgdtlzaZeEahRsrxJ/UQT4cgzwy7xhyviSliFx2Ba88JNpHgrCgiu5r2Yp/M?=
 =?us-ascii?Q?fvDoy5rBr/p9FpqwHDYJk7Bn5U2puRpeMOh7Ft9A5QzNJNM6aqqrIZlroDUA?=
 =?us-ascii?Q?9oUDpcf5voXWPs3MdICXTyKIbJ2eprepVEFxImKoS5QNyAnDd58fNBZ4R+nD?=
 =?us-ascii?Q?Dd1ksDfyubtc7iAtuycrGNmiYjXVSo17TIe0S2UK3JCxeRx3VWWak8Xjuuia?=
 =?us-ascii?Q?kOe4GeYvvSlzq+JNbbUgoOGK7c60yHIpPPFsUtkcsS5p7ENVcOnBRDo0jDOs?=
 =?us-ascii?Q?MqkdFBQ3qzcxFoHgAv5/zPLBMZkNh52E7klRc+FGxbpF0cnOBqt7ChdpqKBm?=
 =?us-ascii?Q?24TFI8+QKNtR2Z9Lm/ehYliMeWMf1CM2bq96gGncG7v7JWeKuD7RdfGgTI2m?=
 =?us-ascii?Q?sgt0kZK0kd1hdzQAu1DfSGZI9VzxO0KGcXgKuN7YtJttfBcMXeYYgH334Dx3?=
 =?us-ascii?Q?CwblNz/PGE3smH/V4wC3Rnta8ESAl/LSLEa79if8pmbphotBP3F0HWlOb6Os?=
 =?us-ascii?Q?NiOjuLF835ykWfZHmAkhUyuLGA45ntWv3yLZy2+WEqrn0dFLVYJM0+8tNQCa?=
 =?us-ascii?Q?cPzR1PTvRCRcqlOAOLTOqoMPWYoyGb1dnr1kntGPmRCJJJO3TDduCXU8rIdA?=
 =?us-ascii?Q?iFt+EiomFWSq0YDd7guig4GpJVBeHNYGrJbNIQX7m++t9Z/5gxn6EjSs8Y72?=
 =?us-ascii?Q?3iO4KqZQUqctLxQAUN2Ttn87jfV/KogVRLj4U3WtnxisW+XgzMEnPJdt6A6p?=
 =?us-ascii?Q?/XrpIISM/g=3D=3D?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: ce55d3b5-8897-4b27-00ed-08da18775c23
X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB4688.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 Apr 2022 09:16:55.3569
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: jI6qCsQ8n2Zmu0uyb+xdWuEerM0wikumgQXqLf6oBhi0ASR91ojYj64bvDZ6WMsmFlG5VtcgT+N6Ulaojkykpg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM5PR0401MB2579
X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED,
	DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,
	MAILING_LIST_MULTI,RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE,
	URIBL_BLOCKED autolearn=no autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
	lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On 22-02-25 17:00:02, Peng Fan (OSS) wrote:
> From: Peng Fan <peng.fan@nxp.com>
>
> According to pll documentation, the 3rd pll ref clock should be
> hdmi phy 27m clock, not dummy clock.
>
> Signed-off-by: Peng Fan <peng.fan@nxp.com>

Applied, thanks!

> ---
>  drivers/clk/imx/clk-imx8mq.c | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/clk/imx/clk-imx8mq.c b/drivers/clk/imx/clk-imx8mq.c
> index 83cc2b1c3294..a9e69b6355ed 100644
> --- a/drivers/clk/imx/clk-imx8mq.c
> +++ b/drivers/clk/imx/clk-imx8mq.c
> @@ -25,7 +25,7 @@ static u32 share_count_sai6;
>  static u32 share_count_dcss;
>  static u32 share_count_nand;
>
> -static const char * const pll_ref_sels[] = { "osc_25m", "osc_27m", "dummy", "dummy", };
> +static const char * const pll_ref_sels[] = { "osc_25m", "osc_27m", "hdmi_phy_27m", "dummy", };
>  static const char * const arm_pll_bypass_sels[] = {"arm_pll", "arm_pll_ref_sel", };
>  static const char * const gpu_pll_bypass_sels[] = {"gpu_pll", "gpu_pll_ref_sel", };
>  static const char * const vpu_pll_bypass_sels[] = {"vpu_pll", "vpu_pll_ref_sel", };
> --
> 2.25.1
>