Received: by 2002:a05:6a10:144:0:0:0:0 with SMTP id 4csp12772pxw; Thu, 7 Apr 2022 22:56:10 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz99Qontgg7s34Pv5GI55zOcBGDG8Tr+dive5cedffReumXGbQyS/8JMyb0zbUvy88+fSyC X-Received: by 2002:a05:6a00:1a06:b0:4fc:d6c5:f3d7 with SMTP id g6-20020a056a001a0600b004fcd6c5f3d7mr17970488pfv.53.1649397369998; Thu, 07 Apr 2022 22:56:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1649397369; cv=none; d=google.com; s=arc-20160816; b=lUQS4OWTSQ1TnsJxKkyTEMDiqGs1ozXy3p8oM5GY8CkMfkjsHFRq6/5OFKAej9cCzY PaX7C2EiDpBjecCAyhX2jEgmZ7BS4Wz/sAyTY4Uyhzg2O0aKbqSzEfb3xOdKPT+e9YZR eOFGKebqQ3a4+J7j9d/GMf/dZKdAQ6jQnvlN602rVkvpJ8UH8kNRx317uqt9yZMuaAgQ v/MiLiPgr4BdGwhRgVU0rycj/Bos2xW1B708MZ5prtVH9e4oHxJMYvENPuujOabR7uEp EwnIObDgCNcQStQDBKzUiCqDxkmqRE1zSvXNwShauy0kJ9UPwZ7ME65xoWqgGFtmWIUv Ml0A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=ryMDrtXM2hcNC5POEWY6ozosuVrlKcNO+MneRRPjqRY=; b=ERn3oQ2h/3ApxK/RgUlXjDkb6Y4cjGebclIVNmLdjEnOI8Ka2kuNAsFJ8/PFhE265q DnQ08TDbvPg0YDgPNuHJfI74OhR0iae9MeZAbJYBmPEpZtcuI83QumUAGaXjYZhWFY9R PJQin+yArajTs4hDmZMxmeUuleb0O8s+8722rdSvOmRlHfKTw9/Amc3f6tCoHMgaObrS RemKtKCIut8FddRGgXQ5HpKRS2MYYNI7fQGk/+Lj03jRs6OonIWoT+he/UnZiOvFApWB bEB/NX65GKTgoOEu74uttS9LBzuIEhKYWuzREJWIKQjdo0DH3npglB5jZBpUgfAeiE/5 Yc2Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [2620:137:e000::1:18]) by mx.google.com with ESMTPS id q2-20020a656a82000000b00386231ec326si419954pgu.613.2022.04.07.22.56.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 07 Apr 2022 22:56:09 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id DBDB2BA321; Thu, 7 Apr 2022 22:23:46 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234788AbiDHFZf (ORCPT + 99 others); Fri, 8 Apr 2022 01:25:35 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42870 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234703AbiDHFZS (ORCPT ); Fri, 8 Apr 2022 01:25:18 -0400 Received: from mailgw02.mediatek.com (unknown [210.61.82.184]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D9D95121095; Thu, 7 Apr 2022 22:23:12 -0700 (PDT) X-UUID: 3f3ac99e33e446789797ede4e8c1b001-20220408 X-UUID: 3f3ac99e33e446789797ede4e8c1b001-20220408 Received: from mtkmbs10n1.mediatek.inc [(172.21.101.34)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 1108855838; Fri, 08 Apr 2022 13:23:07 +0800 Received: from mtkexhb01.mediatek.inc (172.21.101.102) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 8 Apr 2022 13:23:05 +0800 Received: from mtkcas11.mediatek.inc (172.21.101.40) by mtkexhb01.mediatek.inc (172.21.101.102) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 8 Apr 2022 13:23:05 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas11.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 8 Apr 2022 13:23:05 +0800 From: Johnson Wang To: , , , CC: , , , , , , , , Johnson Wang Subject: [PATCH v2 1/2] dt-bindings: devfreq: mediatek: Add mtk cci devfreq dt-bindings Date: Fri, 8 Apr 2022 13:21:49 +0800 Message-ID: <20220408052150.22536-2-johnson.wang@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20220408052150.22536-1-johnson.wang@mediatek.com> References: <20220408052150.22536-1-johnson.wang@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,RDNS_NONE, SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE,UNPARSEABLE_RELAY,URIBL_BLOCKED autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add devicetree binding of mtk cci devfreq on MediaTek SoC. Signed-off-by: Johnson Wang Signed-off-by: Jia-Wei Chang --- .../devicetree/bindings/devfreq/mtk-cci.yaml | 72 +++++++++++++++++++ 1 file changed, 72 insertions(+) create mode 100644 Documentation/devicetree/bindings/devfreq/mtk-cci.yaml diff --git a/Documentation/devicetree/bindings/devfreq/mtk-cci.yaml b/Documentation/devicetree/bindings/devfreq/mtk-cci.yaml new file mode 100644 index 000000000000..ef4ea951025c --- /dev/null +++ b/Documentation/devicetree/bindings/devfreq/mtk-cci.yaml @@ -0,0 +1,72 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/devfreq/mtk-cci.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: MediaTek Cache Coherent Interconnect (CCI) frequency and voltage scaling + +maintainers: + - Jia-Wei Chang + +description: | + MediaTek Cache Coherent Interconnect (CCI) uses the software devfreq module + to scale the clock frequency and adjust the voltage. MediaTek CCI shares + the same power supplies with CPU, so the scheduling involves with CPUfreq. + +properties: + compatible: + enum: + - mediatek,mt8183-cci + - mediatek,mt8186-cci + + clocks: + items: + - description: + The multiplexer for clock input of CPU cluster. + - description: + A parent of "cpu" clock which is used as an intermediate clock source + when the original CPU is under transition and not stable yet. + + clock-names: + items: + - const: cci + - const: intermediate + + operating-points-v2: + description: + For details, please refer to + Documentation/devicetree/bindings/opp/opp-v2.yaml + + proc-supply: + description: + Phandle of the regulator for CCI that provides the supply voltage. + + sram-supply: + description: + Phandle of the regulator for sram of CCI that provides the supply + voltage. When it presents, the cci devfreq driver needs to do + "voltage tracking" to step by step scale up/down Vproc and Vsram to fit + SoC specific needs. When absent, the voltage scaling flow is handled by + hardware, hence no software "voltage tracking" is needed. + +required: + - compatible + - clocks + - clock-names + - operating-points-v2 + - proc-supply + +additionalProperties: false + +examples: + - | + #include + cci: cci { + compatible = "mediatek,mt8183-cci"; + clocks = <&mcucfg CLK_MCU_BUS_SEL>, + <&topckgen CLK_TOP_ARMPLL_DIV_PLL1>; + clock-names = "cci", "intermediate"; + operating-points-v2 = <&cci_opp>; + proc-supply = <&mt6358_vproc12_reg>; + }; -- 2.18.0