Received: by 2002:a05:6a10:87d6:0:0:0:0 with SMTP id g22csp640195pxr; Mon, 11 Apr 2022 03:28:19 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwOoZ63yDef150VyAbiLTRqNm0UtcrKsh4BvVixaE0Pcz3BZq3xdnvkv1uaq8pWkPi8oLPK X-Received: by 2002:a17:907:3e0b:b0:6e8:696c:d927 with SMTP id hp11-20020a1709073e0b00b006e8696cd927mr10459238ejc.747.1649672899203; Mon, 11 Apr 2022 03:28:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1649672899; cv=none; d=google.com; s=arc-20160816; b=RB2ti8N/cZtE+WekkUFI+6xM3wdVEyxZRXTd52whtAjgMF9BV4SeZdFhjnZVxJCmmW Yp7uypXwC7XH+HcdBZWoDORK/axJucOieJaAStxwYicnnm65LlM/FGgEm+Yfc8Wl8eCJ XO49zon51pcvj5DkTus0EoeVvOAdM+BJ2eVjVl78k609hiJNLW4zXO0SqVvwYHANHKep qhZqZGkD8m+MFoGq2oFp91+f1QvXkisXf2ID60bivQNYPGLP5IM9tI3j0rTfs/0Use5V HphPHJMupM0C2oh4jnc897eYsbmXzFQOA753RS29TBJWm0xvEene/RlQ0xucOwelpsMj i+zA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version; bh=Rykd4SdgzSyz1VrxYPYEBXa/1egk57xO3CLuIrKSNgg=; b=E33I260Ouq3UQ+pPBUojVCbZ2U2ezTTSWn1lynCBs4JnSaAWkNzm2IpJ0th5e/Ttb0 A8bUgOuq2Ae0axUHKUGpUHwKhyZqrIR3CH9t0hKzYK88SdjOT15N+/xnIitOQhm/jRK9 oRO0hfhbWKTz5Rf+MCt2pG7rUN/TI5NzSgmH8kmizbobjZNqSd7B3W6HiQb/C1PKtgQe WlK2EPZYk3NqtLXytty9k3Z8NwURFuihVFxgRcDe4qLq4KhGMZyV954G/s5yq8MxyQBp 3j6WMxfZAokQHoY8farrhHBc638ljkYMT8sNwpR0RIg73VukV1zeaDgAgXwAMUG3IHTO 5ufA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id ec2-20020a0564020d4200b0041d7cdc9e5csi1366675edb.188.2022.04.11.03.27.54; Mon, 11 Apr 2022 03:28:19 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242025AbiDINiK (ORCPT + 99 others); Sat, 9 Apr 2022 09:38:10 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52960 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242265AbiDINh5 (ORCPT ); Sat, 9 Apr 2022 09:37:57 -0400 Received: from mail-yb1-f172.google.com (mail-yb1-f172.google.com [209.85.219.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E21DD32F84D; Sat, 9 Apr 2022 06:35:47 -0700 (PDT) Received: by mail-yb1-f172.google.com with SMTP id z33so19704943ybh.5; Sat, 09 Apr 2022 06:35:47 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=Rykd4SdgzSyz1VrxYPYEBXa/1egk57xO3CLuIrKSNgg=; b=WrKjLOAhfr1pYXKCxW0o9W/UGEvm4/zk3eFNacpc8WtaPSLU8BsJMe09iR162Xp2w/ 3URVJgkSJ+ha0PgFHTbUfSOlBb/0goGuh13R8aopLhobc8RZIzGfunfR7wjhcU+0eyI8 aClt/j6oUqaHyGOIew006z9pXJtWkd4jVgQRU9Zmp2H4u/sW0mFRk68equUlxCxn8zwf 9SogRF1686Iy+dAyBkyw6Tky/lcLqk2AWYoe92YwnkKzF/YvAk+YLRIiFuqG9Jerv5zA zIkU9d0jIQs5PIwygAjAtu/zBgHG3JAWuTpdhDaqEGt50ao9CyyPNqgpw2koPrbukH0v wx3g== X-Gm-Message-State: AOAM530u5mONkYMstSOdEHYozPLLxuNvgtX+hsRR8jB9jSJhXA73gjgm l0Obi/31aaER8gC+QQQ1OVSjgFb50WeaG9jYN66QxZB1 X-Received: by 2002:a25:e082:0:b0:641:cf5:b91f with SMTP id x124-20020a25e082000000b006410cf5b91fmr4500576ybg.482.1649511347115; Sat, 09 Apr 2022 06:35:47 -0700 (PDT) MIME-Version: 1.0 References: <20220408195342.GA339430@bhelgaas> In-Reply-To: <20220408195342.GA339430@bhelgaas> From: "Rafael J. Wysocki" Date: Sat, 9 Apr 2022 15:35:35 +0200 Message-ID: Subject: Re: [PATCH] PCI: PM: Quirk bridge D3 on Elo i2 To: Bjorn Helgaas Cc: "Rafael J. Wysocki" , Linux PCI , Stefan Gottwald , Mika Westerberg , Linux PM , LKML Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-1.4 required=5.0 tests=BAYES_00, FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM,HEADER_FROM_DIFFERENT_DOMAINS, RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Apr 8, 2022 at 9:53 PM Bjorn Helgaas wrote: > > On Mon, Apr 04, 2022 at 04:46:14PM +0200, Rafael J. Wysocki wrote: > > On Fri, Apr 1, 2022 at 1:34 PM Rafael J. Wysocki wrote: > > > On Thu, Mar 31, 2022 at 11:57 PM Bjorn Helgaas wrote: > > > > On Thu, Mar 31, 2022 at 07:38:51PM +0200, Rafael J. Wysocki wrote: > > > > > From: Rafael J. Wysocki > > > > > > > > > > If one of the PCIe root ports on Elo i2 is put into D3cold and then > > > > > back into D0, the downstream device becomes permanently inaccessible, > > > > > so add a bridge D3 DMI quirk for that system. > > > > > > > > > > This was exposed by commit 14858dcc3b35 ("PCI: Use > > > > > pci_update_current_state() in pci_enable_device_flags()"), but before > > > > > that commit the root port in question had never been put into D3cold > > > > > for real due to a mismatch between its power state retrieved from the > > > > > PCI_PM_CTRL register (which was accessible even though the platform > > > > > firmware indicated that the port was in D3cold) and the state of an > > > > > ACPI power resource involved in its power management. > > > > > > > > In the bug report you suspect a firmware issue. Any idea what that > > > > might be? It looks like a Gemini Lake Root Port, so I wouldn't think > > > > it would be a hardware issue. > > > > > > The _ON method of the ACPI power resource associated with the root > > > port doesn't work correctly. > > > > > > > Weird how things come in clumps. Was just looking at Mario's patch, > > > > which also has to do with bridges and D3. > > > > > > > > Do we need a Fixes line? E.g., > > > > > > > > Fixes: 14858dcc3b35 ("PCI: Use pci_update_current_state() in pci_enable_device_flags()") > > > > > > Strictly speaking, it is not a fix for the above commit. > > > > > > It is a workaround for a firmware issue uncovered by it which wasn't > > > visible, because power management was not used correctly on the > > > affected system because of another firmware problem addressed by > > > 14858dcc3b35. It wouldn't have worked anyway had it been attempted > > > AFAICS. > > > > > > I was thinking about CCing this change to -stable instead. > > Makes sense, thanks. > > > > > > BugLink: https://bugzilla.kernel.org/show_bug.cgi?id=215715 > > > > > Reported-by: Stefan Gottwald > > > > > Signed-off-by: Rafael J. Wysocki > > > > > --- > > > > > drivers/pci/pci.c | 10 ++++++++++ > > > > > 1 file changed, 10 insertions(+) > > > > > > > > > > Index: linux-pm/drivers/pci/pci.c > > > > > =================================================================== > > > > > --- linux-pm.orig/drivers/pci/pci.c > > > > > +++ linux-pm/drivers/pci/pci.c > > > > > @@ -2920,6 +2920,16 @@ static const struct dmi_system_id bridge > > > > > DMI_MATCH(DMI_BOARD_VENDOR, "Gigabyte Technology Co., Ltd."), > > > > > DMI_MATCH(DMI_BOARD_NAME, "X299 DESIGNARE EX-CF"), > > > > > }, > > > > > + /* > > > > > + * Downstream device is not accessible after putting a root port > > > > > + * into D3cold and back into D0 on Elo i2. > > > > > + */ > > > > > + .ident = "Elo i2", > > > > > + .matches = { > > > > > + DMI_MATCH(DMI_SYS_VENDOR, "Elo Touch Solutions"), > > > > > + DMI_MATCH(DMI_PRODUCT_NAME, "Elo i2"), > > > > > + DMI_MATCH(DMI_PRODUCT_VERSION, "RevB"), > > > > > + }, > > > > > > > > Is this bridge_d3_blacklist[] similar to the PCI_DEV_FLAGS_NO_D3 bit? > > > > > > Not really. The former applies to the entire platform and not to an > > > individual device. > > > > > > > Could they be folded together? We have a lot of bits that seem > > > > similar but maybe not exactly the same (dev->bridge_d3, > > > > dev->no_d3cold, dev->d3cold_allowed, dev->runtime_d3cold, > > > > PCI_DEV_FLAGS_NO_D3, pci_bridge_d3_force, etc.) Ugh. > > > > > > Yes, I agree that this needs to be cleaned up. > > > > > > > bridge_d3_blacklist[] itself was added by 85b0cae89d52 ("PCI: > > > > Blacklist power management of Gigabyte X299 DESIGNARE EX PCIe ports"), > > > > which honestly looks kind of random, i.e., it doesn't seem to be > > > > working around a hardware or even a firmware defect. > > > > > > > > Apparently the X299 issue is that 00:1c.4 is connected to a > > > > Thunderbolt controller, and the BIOS keeps the Thunderbolt controller > > > > powered off unless something is attached to it? At least, 00:1c.4 > > > > leads to bus 05, and in the dmesg log attached to [1] shows no devices > > > > on bus 05. > > > > > > > > It also says the platform doesn't support PCIe native hotplug, which > > > > matches what Mika said about it using ACPI hotplug. If a system is > > > > using ACPI hotplug, it seems like maybe *that* should prevent us from > > > > putting things in D3cold? How can we know whether ACPI hotplug > > > > depends on a certain power state? > > > > > > We have this check in pci_bridge_d3_possible(): > > > > > > if (bridge->is_hotplug_bridge && !pciehp_is_native(bridge)) > > > return false; > > > > > > but this only applies to the case when the particular bridge itself is > > > a hotplug one using ACPI hotplug. > > > > > > If ACPI hotplug is used, it generally is unsafe to put PCIe ports into > > > D3cold, because in that case it is unclear what the platform > > > firmware's assumptions regarding control of the config space are. > > > > > > However, I'm not sure how this is related to the patch at hand. > > > > So I'm not sure how you want to proceed here. > > > > The platform is quirky, so the quirk for it will need to be added this > > way or another. The $subject patch adds it using the existing > > mechanism, which is the least intrusive way. > > > > You seem to be thinking that the existing mechanism may not be > > adequate, but I'm not sure for what reason and anyway I think that it > > can be adjusted after adding the quirk. > > > > Please let me know what you think. > > I don't understand all that's going on here, but I applied it to > pci/pm for v5.19, thanks! Thank you! I've started to work on cleaning up the D3cold-related code.