Received: by 2002:a05:6a10:6d10:0:0:0:0 with SMTP id gq16csp767910pxb; Tue, 12 Apr 2022 12:57:39 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwdAaJWB/3vT0L2V0EHWHvqzWqkXQgeyrMcSI0DzhfFRYSkffsUO6X6hQbuRF75riuE9fQy X-Received: by 2002:a17:902:7c13:b0:156:ca91:877f with SMTP id x19-20020a1709027c1300b00156ca91877fmr38762931pll.15.1649793459326; Tue, 12 Apr 2022 12:57:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1649793459; cv=none; d=google.com; s=arc-20160816; b=e8N1oryU5KjHvi/NzN+uFlrtOdjLR5XcG3rVQuuzgHUvdPK1Bo0joclkV/U+zx3d96 Ir9ricWlQW8EvUeDO4RJTZCxCao/fXuKV/D7IaUF4tPmhYdJgbAHBEhEpOfUE0x50vxS wEIzXzNRpyJHiHi7R9iStP0qG7J1JFgfoPg0PpIWpl9n4eckGU7pG0aoDMqoJRQS5YW1 0XUdwF3P8bXNNbnUvuQoRq2JjNGBR22ALb9NhLAjnIbr2I3wryegiAteF/Ys9gjL4HKf ROhP0JmL3y789sWuW/dKD/OakULGPSo5WIgV/V1l5+551F1JfNCZZ5bzjALskjS+URs0 Ot9g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to :organization:from:references:cc:to:content-language:subject :user-agent:mime-version:date:message-id:dkim-signature; bh=8qFvSrU/FS5QRhradwFMQHfJ1XOmmKNV0jg14xFTIMU=; b=HAacySZzMi3LG5qQTIDipH58EjqrdcOfyNlA4uIUDdugq51/c1X8jlQ37jK/ClcIFG KT9eNfppOy6xCKKt2zr2CEmeZtYrF4opGpGLu116kBr/uyhaR2wAkG8BSB+dcl85z3SC C6ej5gB2MKqVE7jol3WSwPg91DdTGaaj+WGwjkdQWT2sdRSK0R1IF+yk/kY/xyx/w88X VezkdlWSfD5AFHL03M6lAXn4X+AyqVRexSNvOaQwAMzs4RFno1Vndj3zay06/EakbDp9 CUgFR4p8hHQtbvVAwNiE4k9eNdoIpyrzVStC48dBmoybPQW1Cfa5+1mZ1R2WGotIiGWG we0A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=iyzaUyrZ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [2620:137:e000::1:18]) by mx.google.com with ESMTPS id a15-20020a631a4f000000b003985223c137si3738264pgm.354.2022.04.12.12.57.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 12 Apr 2022 12:57:39 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=iyzaUyrZ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id CAEB371A39; Tue, 12 Apr 2022 12:50:57 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S243853AbiDLNJX (ORCPT + 99 others); Tue, 12 Apr 2022 09:09:23 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37676 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1356048AbiDLNDP (ORCPT ); Tue, 12 Apr 2022 09:03:15 -0400 Received: from alexa-out-sd-01.qualcomm.com (alexa-out-sd-01.qualcomm.com [199.106.114.38]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CADE669736; Tue, 12 Apr 2022 05:43:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1649767409; x=1681303409; h=message-id:date:mime-version:subject:to:cc:references: from:in-reply-to:content-transfer-encoding; bh=8qFvSrU/FS5QRhradwFMQHfJ1XOmmKNV0jg14xFTIMU=; b=iyzaUyrZalz9/hEnyx8dIom0noAAdAwisKuEW2XUepo+dW0rezr9BW8Q zTIqCZfafJoxci/ODo5CAa3hKWH5twFHB1TxoMCOcy9glpR/7xJ36BXhh M502DNE3QjoZq3+eP+cxosiqSG9kWlvQPIiBQT3/kki2u2oOqljm+rtHm 8=; Received: from unknown (HELO ironmsg04-sd.qualcomm.com) ([10.53.140.144]) by alexa-out-sd-01.qualcomm.com with ESMTP; 12 Apr 2022 05:43:29 -0700 X-QCInternal: smtphost Received: from nasanex01c.na.qualcomm.com ([10.47.97.222]) by ironmsg04-sd.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 12 Apr 2022 05:43:27 -0700 Received: from nalasex01a.na.qualcomm.com (10.47.209.196) by nasanex01c.na.qualcomm.com (10.47.97.222) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Tue, 12 Apr 2022 05:43:27 -0700 Received: from [10.216.28.9] (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Tue, 12 Apr 2022 05:43:22 -0700 Message-ID: Date: Tue, 12 Apr 2022 18:13:19 +0530 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:91.0) Gecko/20100101 Thunderbird/91.6.1 Subject: Re: [PATCH v7 1/2] arm64: dts: qcom: sc7280: Add pinmux for I2S speaker and Headset Content-Language: en-US To: Matthias Kaehlcke CC: , , , , , , , , , , , Venkata Prasad Potturu References: <1649685184-8448-1-git-send-email-quic_srivasam@quicinc.com> <1649685184-8448-2-git-send-email-quic_srivasam@quicinc.com> From: Srinivasa Rao Mandadapu Organization: Qualcomm In-Reply-To: Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-Spam-Status: No, score=-3.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,NICE_REPLY_A,RDNS_NONE,SPF_HELO_NONE, T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 4/12/2022 12:35 AM, Matthias Kaehlcke wrote: Thanks for your time Matthias!!! > On Mon, Apr 11, 2022 at 07:23:03PM +0530, Srinivasa Rao Mandadapu wrote: >> Add pinmux nodes for primary and secondary I2S for SC7280 based platforms. >> >> Signed-off-by: Srinivasa Rao Mandadapu >> Co-developed-by: Venkata Prasad Potturu >> Signed-off-by: Venkata Prasad Potturu >> --- >> arch/arm64/boot/dts/qcom/sc7280-idp.dtsi | 14 +++++++++++ >> arch/arm64/boot/dts/qcom/sc7280.dtsi | 41 ++++++++++++++++++++++++++++++++ >> 2 files changed, 55 insertions(+) >> >> diff --git a/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi b/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi >> index ecbf2b8..4ba2274 100644 >> --- a/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi >> +++ b/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi >> @@ -462,6 +462,20 @@ >> drive-strength = <10>; >> }; >> >> +&mi2s1_data0 { >> + drive-strength = <6>; >> + bias-disable; >> +}; >> + >> +&mi2s1_sclk { >> + drive-strength = <6>; >> + bias-disable; >> +}; >> + >> +&mi2s1_ws { >> + drive-strength = <6>; >> +}; >> + > With the new names the nodes should be inserted between 'dp_hot_plug_det' and > 'pm7325_gpios'. Okay. will change accordingly. > >> &tlmm { >> bt_en: bt-en { >> pins = "gpio85"; >> diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qcom/sc7280.dtsi >> index f0b64be..8099c80 100644 >> --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi >> +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi >> @@ -3527,6 +3527,31 @@ >> function = "pcie1_clkreqn"; >> }; >> >> + mi2s0_data0: mi2s0-data0 { > Similar as above, the new nodes should be inserted between > 'edp_hot_plug_det' and 'pcie1_clkreq_n'. Okay. > >> + pins = "gpio98"; >> + function = "mi2s0_data0"; >> + }; >> + >> + mi2s0_data1: mi2s0-data1 { >> + pins = "gpio99"; >> + function = "mi2s0_data1"; >> + }; >> + >> + mi2s0_mclk: mi2s0-mclk { >> + pins = "gpio96"; >> + function = "pri_mi2s"; >> + }; >> + >> + mi2s0_sclk: mi2s0-sclk { >> + pins = "gpio97"; >> + function = "mi2s0_sck"; >> + }; >> + >> + mi2s0_ws: mi2s0-ws { >> + pins = "gpio100"; >> + function = "mi2s0_ws"; >> + }; >> + >> qspi_clk: qspi-clk { >> pins = "gpio14"; >> function = "qspi_clk"; >> @@ -4261,6 +4286,22 @@ >> drive-strength = <2>; >> bias-bus-hold; >> }; >> + >> + mi2s1_data0: mi2s1-data0 { > see above Okay. > >> + pins = "gpio107"; >> + function = "mi2s1_data0"; >> + }; >> + >> + mi2s1_sclk: mi2s1-sclk { >> + pins = "gpio106"; >> + function = "mi2s1_sck"; >> + }; >> + >> + mi2s1_ws: mi2s1-ws { >> + pins = "gpio108"; >> + function = "mi2s1_ws"; >> + };