Received: by 2002:a05:6512:3d0e:0:0:0:0 with SMTP id d14csp51475lfv; Tue, 12 Apr 2022 16:56:18 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxs7MZwBcgvmd+/lyGMip5FPbPxfQTLDOGPLdU+r/3ENuOf7tjMb/hfGrBFhmfDO/GCridT X-Received: by 2002:a65:5908:0:b0:399:58f3:9acc with SMTP id f8-20020a655908000000b0039958f39accmr33549488pgu.149.1649807777922; Tue, 12 Apr 2022 16:56:17 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1649807777; cv=none; d=google.com; s=arc-20160816; b=zdfpetUBR3AcAkQSlVwh88+H0FD7c8eKLvChs32ECx+8MTFJTBKxF9Mqcij3wSGeiE b3EZUB+0bhLcnWdDsuGbTObdbRgXKOZV5M67sOI60tzZobPuauUNVJH1TsQTvV3PGgrB GWvzjXOTghBahm7vOtggBjQ8VlMjvXhWaF9AmeKE6b1aDhRTUL0nH1JbjMg5oUgAIWAc vjhzBwO7W/iv/h0n38f0anR9GA9oNTDUUe8vnuvjbHDVKPCwsnRa+5kK7hOYNV8MTNag DnPa7OTvwTv9W+5FK7cD2XFb3ks5qSBfsZSziZgFhpoCovHYArgR8s4wRptnzqj3MYyj SJ3w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=DxS3ZyjzkyOPLu53HmEj7fHH/b4qI5+E/iryReh3D7M=; b=UtX7VOeCdMKIj2smnEupTpMyz9KXgrdZyXnXHLFBNlFOAeUx9hD4G+R0YnreZSiB9D A4HfEfc/UOD2qDS4tCFwAP5et7Ta/xzDRbHLdpJK3nzk9ZbBnuVoLYoyiH6iPERMJ/+h T+RgTOhcE5JdnR3teUpm5oosSsjgMNFVIdy8/07VB+rzgk3faEoERyC9NsKNuAUqjs2L AekS6rAUcFG3drT2ZFJu8TVha3cclWTcyAbNvI5neVzvSKekt5X5Dr4OWCcpxKoe8YCD t9M/MxxHfoN8hlmVTEGDEBKi+tXmbQaXLfh6iiJnBIp9o8zQiiNhGRiRbnTiOR4E3uwM Be9g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b="bwsL/hAZ"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [2620:137:e000::1:18]) by mx.google.com with ESMTPS id v189-20020a6389c6000000b0039d863612b6si3956146pgd.104.2022.04.12.16.56.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 12 Apr 2022 16:56:17 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b="bwsL/hAZ"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id C31CD1544B2; Tue, 12 Apr 2022 14:51:39 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1355780AbiDLNZS (ORCPT + 99 others); Tue, 12 Apr 2022 09:25:18 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39346 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1355716AbiDLNYV (ORCPT ); Tue, 12 Apr 2022 09:24:21 -0400 Received: from alexa-out-sd-02.qualcomm.com (alexa-out-sd-02.qualcomm.com [199.106.114.39]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B8D1024F24; Tue, 12 Apr 2022 06:15:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1649769318; x=1681305318; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version; bh=DxS3ZyjzkyOPLu53HmEj7fHH/b4qI5+E/iryReh3D7M=; b=bwsL/hAZ/lV7LODzHjjtgtsEbttPITcCgYuOvUhVlL+ASRq2o3kbYlYa GV3D0B6eox8bOILG33hWMUqHGhaOziZYjV+Yk44ghY4bxeGx0EFMbr5c+ XFYqMB8sOuVOIZ15keRJ/5lAdiwlXmKrc1kFKWIREreD8RQXyADcZEDbj c=; Received: from unknown (HELO ironmsg-SD-alpha.qualcomm.com) ([10.53.140.30]) by alexa-out-sd-02.qualcomm.com with ESMTP; 12 Apr 2022 06:15:18 -0700 X-QCInternal: smtphost Received: from nasanex01c.na.qualcomm.com ([10.47.97.222]) by ironmsg-SD-alpha.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 12 Apr 2022 06:15:18 -0700 Received: from nalasex01a.na.qualcomm.com (10.47.209.196) by nasanex01c.na.qualcomm.com (10.47.97.222) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Tue, 12 Apr 2022 06:15:17 -0700 Received: from hu-srivasam-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Tue, 12 Apr 2022 06:15:13 -0700 From: Srinivasa Rao Mandadapu To: , , , , , , , , , , CC: Srinivasa Rao Mandadapu , "Venkata Prasad Potturu" Subject: [PATCH v8 1/2] arm64: dts: qcom: sc7280: Add pinmux for I2S speaker and Headset Date: Tue, 12 Apr 2022 18:44:40 +0530 Message-ID: <1649769281-12458-2-git-send-email-quic_srivasam@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1649769281-12458-1-git-send-email-quic_srivasam@quicinc.com> References: <1649769281-12458-1-git-send-email-quic_srivasam@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add pinmux nodes for primary and secondary I2S for SC7280 based platforms. Signed-off-by: Srinivasa Rao Mandadapu Co-developed-by: Venkata Prasad Potturu Signed-off-by: Venkata Prasad Potturu --- arch/arm64/boot/dts/qcom/sc7280-idp.dtsi | 14 +++++++++++ arch/arm64/boot/dts/qcom/sc7280.dtsi | 40 ++++++++++++++++++++++++++++++++ 2 files changed, 54 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi b/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi index ecbf2b8..1fc94b5 100644 --- a/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi @@ -359,6 +359,20 @@ bias-disable; }; +&mi2s1_data0 { + drive-strength = <6>; + bias-disable; +}; + +&mi2s1_sclk { + drive-strength = <6>; + bias-disable; +}; + +&mi2s1_ws { + drive-strength = <6>; +}; + &pm7325_gpios { key_vol_up_default: key-vol-up-default { pins = "gpio6"; diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qcom/sc7280.dtsi index f0b64be..6e6cfeda 100644 --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi @@ -3522,6 +3522,46 @@ function = "edp_hot"; }; + mi2s0_data0: mi2s0-data0 { + pins = "gpio98"; + function = "mi2s0_data0"; + }; + + mi2s0_data1: mi2s0-data1 { + pins = "gpio99"; + function = "mi2s0_data1"; + }; + + mi2s0_mclk: mi2s0-mclk { + pins = "gpio96"; + function = "pri_mi2s"; + }; + + mi2s0_sclk: mi2s0-sclk { + pins = "gpio97"; + function = "mi2s0_sck"; + }; + + mi2s0_ws: mi2s0-ws { + pins = "gpio100"; + function = "mi2s0_ws"; + }; + + mi2s1_data0: mi2s1-data0 { + pins = "gpio107"; + function = "mi2s1_data0"; + }; + + mi2s1_sclk: mi2s1-sclk { + pins = "gpio106"; + function = "mi2s1_sck"; + }; + + mi2s1_ws: mi2s1-ws { + pins = "gpio108"; + function = "mi2s1_ws"; + }; + pcie1_clkreq_n: pcie1-clkreq-n { pins = "gpio79"; function = "pcie1_clkreqn"; -- 2.7.4