Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Abel Vesa <abel.vesa@nxp.com>
To:     Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>,
        Ulf Hansson <ulf.hansson@linaro.org>,
        Shawn Guo <shawnguo@kernel.org>,
        Sascha Hauer <s.hauer@pengutronix.de>
Cc:     Pengutronix Kernel Team <kernel@pengutronix.de>,
        Fabio Estevam <fabio.estevam@nxp.com>,
        NXP Linux Team <linux-imx@nxp.com>,
        devicetree@vger.kernel.org,
        Linux Kernel Mailing List <linux-kernel@vger.kernel.org>,
        linux-mmc@vger.kernel.org, <netdev@vger.kernel.org>,
        linux-arm-kernel@lists.infradead.org, Jacky Bai <ping.bai@nxp.com>
Subject: [PATCH v6 03/13] arm64: dts: freescale: Add the imx8dxl connectivity subsys dtsi
Date:   Wed, 13 Apr 2022 13:33:46 +0300
Message-Id: <20220413103356.3433637-4-abel.vesa@nxp.com>
In-Reply-To: <20220413103356.3433637-1-abel.vesa@nxp.com>
References: <20220413103356.3433637-1-abel.vesa@nxp.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?FQ5nYHgUVybpcu45fj7mf3I/HXDjB0fg2v64INlX75CoHCl24P7mMMEdlsxf?=
 =?us-ascii?Q?uSQdLAdiBcsi4yuoHCJJhr6+8/WedQoCmNaa3WfyYOBr6Puh07dMZg8lK2ii?=
 =?us-ascii?Q?3J/xZpjrSx3X14jlGY0Ubc+j1sUi82KpcLRrT2znHKvaihE7qz8Z0PctvBOu?=
 =?us-ascii?Q?VnlPaoLh/rnHwmo4th40lelymusxY9dZFgiqH/oy8fMrD1W8bQ2vgY8OKo9M?=
 =?us-ascii?Q?zBKRE6Qt5Arjo6to4uoXPRyYELjp4Mv79fdp+cl7QEGJIv+pXQKQHVjJ8lDG?=
 =?us-ascii?Q?Y3qvHs6rbcfer4eigBcn0zEGNxwMrLRQ33Yc5hVnLny96bEi2pMSitKp5Joq?=
 =?us-ascii?Q?DX+xRNNzzdF5IOuviwSN9ZzSrsPS3k1ZNd27ePbSZS4TuPC6r3fOY9R5vjMj?=
 =?us-ascii?Q?PkIQSQV7oFE5QmI3sOKqUwQ6j8gWSh2i91LXTnZHFxeIZgkJBKZYlvVg5TDg?=
 =?us-ascii?Q?SeEDKjulHSdJXaEkkQoKyOFktC4W6XHMBmpy7M+rBb9I4eWcnIl9rSzCZmCw?=
 =?us-ascii?Q?zRQErv81RtO1V1DyJcFFXvvzeGgodB6tP/nUVxdjeWbWfFBsq6rPkLxHX8XR?=
 =?us-ascii?Q?WeOiLU2wH02fNZHR7dVgXAYwqR3XA252Yf3HCItHYhu3DcosmRN2+dwDeTBu?=
 =?us-ascii?Q?84Dlxd7qMra/zAAzcfoXKv/iEX3KO2VfQDhX06X44hQT1+1B/tidLUDnCm6V?=
 =?us-ascii?Q?2mbKBzuC9D28eYi+v418GNM+mfWatjsOt7l3gPczZOZW1Td+JIbJ8raPhs1a?=
 =?us-ascii?Q?A0CTvveCA6K25XX8uay49CdrAwVSQ6P4zeMTmwNoVXnLRCurymReZJejx7JM?=
 =?us-ascii?Q?3ePuQpvGe7TJJqieiMz66n9mtFMMg/WcAlkRZdtkRkxRJN1MiwO+AOQTlIQe?=
 =?us-ascii?Q?8JLfpB615ImC3181/84jMkcIyIyAJU8rSlXj2lLTPy/n2GWWzXzuLVSAmKhn?=
 =?us-ascii?Q?ixWVjmSllxx/izqX2zTgaPsAR12hlQNn7G4QlUE7pcxM5p06K++fX/Wrfgsf?=
 =?us-ascii?Q?0cbwcvUDTROe8YXa/N51kwdVj3sToZSLAPku7shFw8CoYUD+H0ftGSMWr7Lg?=
 =?us-ascii?Q?N+InSrk+HLBK7uytwTuVfNmZEdjJZ1j6ON6sorp0I3+kaXPHHSRr95X6F9tZ?=
 =?us-ascii?Q?At1hm+9WA5FD3KWxEJNlRWcsk9dhRUQ2yaLZpQpEARXIePaxlZ2MKd/U2aHs?=
 =?us-ascii?Q?AGfdw237xEUJQ0eMBuNbi5OOuSfrf64Z8xbhpvMsTf4lM7CkkFJqnU+WIQQQ?=
 =?us-ascii?Q?6KSwl8BCTZZAPzdZ6Zxt00anRtt346fsAbVDMSRdRNzX6HY2o/cbo4LoO1DJ?=
 =?us-ascii?Q?PEgvtDYoElhFlDS1uTYd44q52MhQrKJyZ5xmEyVIucm1uNfmWqQgNUUS9mIg?=
 =?us-ascii?Q?uwgcbqDcUWEtxNaSXM+y0UsUXIWSEuHhsOjfUXChTGsuHDWKl9yc24lYM8gd?=
 =?us-ascii?Q?sWgX05WSvAl+d1yH1tXO7fzPq/8lhKa2orTr4syGmYuLiHDbCTLsNvAUDdwz?=
 =?us-ascii?Q?SK37RxT/Io6TOumd6WpK9OvtqssWgCFUeWSIT4PAHyVCjSCJsMEW8HMtHmLC?=
 =?us-ascii?Q?OF5go+Vsbr/0pvgMvDW393q2+6uZp9Qk96y0NIG0EzboubCvERADOnsq/zWJ?=
 =?us-ascii?Q?Nxc0B8nFLjplWxzN0J+0RgPOWcyn+LYAEIsevLCMIMof0iJRz3ZhOjNCtTvC?=
 =?us-ascii?Q?wsw0L/aIRPbHF5ue+3s78zCIT2VAkNAQMoFU0mC7pZlL/9hGrRLK1bfFNkCk?=
 =?us-ascii?Q?sg51nwfTkA=3D=3D?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: f0029321-0851-4174-526c-08da1d393791
X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB4688.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 13 Apr 2022 10:34:41.0208
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: U6jpgDeVZqFJLdhcn/NSg2mduWfbMpx1nCpKWeQjdNBs0k1pvpEU+CDLHrAEAy8ESu7DEucS+QkmU7S7uxuBqg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR04MB8691
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE,
        RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE
        autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

From: Jacky Bai <ping.bai@nxp.com>

On i.MX8DXL, the Connectivity subsystem includes below peripherals:
1x ENET with AVB support, 1x ENET with TSN support, 2x USB OTG,
1x eMMC, 2x SD, 1x NAND.

Signed-off-by: Jacky Bai <ping.bai@nxp.com>
Signed-off-by: Abel Vesa <abel.vesa@nxp.com>
---
 .../boot/dts/freescale/imx8dxl-ss-conn.dtsi   | 134 ++++++++++++++++++
 1 file changed, 134 insertions(+)
 create mode 100644 arch/arm64/boot/dts/freescale/imx8dxl-ss-conn.dtsi

diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-ss-conn.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl-ss-conn.dtsi
new file mode 100644
index 000000000000..b776d0ed42b4
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8dxl-ss-conn.dtsi
@@ -0,0 +1,134 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2019-2021 NXP
+ */
+
+/delete-node/ &enet1_lpcg;
+/delete-node/ &fec2;
+
+&conn_subsys {
+	conn_enet0_root_clk: clock-conn-enet0-root {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <250000000>;
+		clock-output-names = "conn_enet0_root_clk";
+	};
+
+	eqos: ethernet@5b050000 {
+		compatible = "nxp,imx8dxl-dwmac-eqos", "snps,dwmac-5.10a";
+		reg = <0x5b050000 0x10000>;
+		interrupt-parent = <&gic>;
+		interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-names = "eth_wake_irq", "macirq";
+		clocks = <&eqos_lpcg IMX_LPCG_CLK_2>,
+			 <&eqos_lpcg IMX_LPCG_CLK_4>,
+			 <&eqos_lpcg IMX_LPCG_CLK_0>,
+			 <&eqos_lpcg IMX_LPCG_CLK_3>,
+			 <&eqos_lpcg IMX_LPCG_CLK_1>;
+		clock-names = "stmmaceth", "pclk", "ptp_ref", "tx", "mem";
+		assigned-clocks = <&clk IMX_SC_R_ENET_1 IMX_SC_PM_CLK_PER>;
+		assigned-clock-rates = <125000000>;
+		power-domains = <&pd IMX_SC_R_ENET_1>;
+		status = "disabled";
+	};
+
+	usbotg2: usb@5b0e0000 {
+		compatible = "fsl,imx8dxl-usb", "fsl,imx7ulp-usb";
+		reg = <0x5b0e0000 0x200>;
+		interrupt-parent = <&gic>;
+		interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>;
+		fsl,usbphy = <&usbphy2>;
+		fsl,usbmisc = <&usbmisc2 0>;
+		/*
+		 * usbotg1 and usbotg2 share one clock
+		 * scfw disable clock access and keep it always on
+		 * in case other core (M4) use one of these.
+		 */
+		clocks = <&clk_dummy>;
+		ahb-burst-config = <0x0>;
+		tx-burst-size-dword = <0x10>;
+		rx-burst-size-dword = <0x10>;
+		#stream-id-cells = <1>;
+		power-domains = <&pd IMX_SC_R_USB_1>;
+		status = "disabled";
+	};
+
+	usbmisc2: usbmisc@5b0e0200 {
+		#index-cells = <1>;
+		compatible = "fsl,imx8dxl-usbmisc", "fsl,imx7ulp-usbmisc";
+		reg = <0x5b0e0200 0x200>;
+	};
+
+	usbphy2: usbphy@0x5b110000 {
+		compatible = "fsl,imx8dxl-usbphy", "fsl,imx7ulp-usbphy";
+		reg = <0x5b110000 0x1000>;
+		clocks = <&usb2_2_lpcg IMX_LPCG_CLK_7>;
+		status = "disabled";
+	};
+
+	eqos_lpcg: clock-controller@5b240000 {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x5b240000 0x10000>;
+		#clock-cells = <1>;
+		clocks = <&conn_enet0_root_clk>,
+			 <&conn_axi_clk>,
+			 <&conn_axi_clk>,
+			 <&clk IMX_SC_R_ENET_1 IMX_SC_PM_CLK_PER>,
+			 <&conn_ipg_clk>;
+		clock-indices = <IMX_LPCG_CLK_0>,
+				<IMX_LPCG_CLK_2>,
+				<IMX_LPCG_CLK_4>,
+				<IMX_LPCG_CLK_5>,
+				<IMX_LPCG_CLK_6>;
+		clock-output-names = "eqos_ptp",
+				     "eqos_mem_clk",
+				     "eqos_aclk",
+				     "eqos_clk",
+				     "eqos_csr_clk";
+		power-domains = <&pd IMX_SC_R_ENET_1>;
+	};
+
+	usb2_2_lpcg: clock-controller@5b280000 {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x5b280000 0x10000>;
+		#clock-cells = <1>;
+		clock-indices = <IMX_LPCG_CLK_7>;
+		clocks = <&conn_ipg_clk>;
+		clock-output-names = "usboh3_2_phy_ipg_clk";
+	};
+};
+
+&enet0_lpcg {
+	clocks = <&conn_enet0_root_clk>,
+		 <&conn_enet0_root_clk>,
+		 <&conn_axi_clk>,
+		 <&clk IMX_SC_R_ENET_0 IMX_SC_C_TXCLK>,
+		 <&conn_ipg_clk>,
+		 <&conn_ipg_clk>;
+};
+
+&fec1 {
+	compatible = "fsl,imx8dxl-fec", "fsl,imx8qm-fec";
+	interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>;
+	assigned-clocks = <&clk IMX_SC_R_ENET_0 IMX_SC_C_CLKDIV>;
+	assigned-clock-rates = <125000000>;
+};
+
+&usdhc1 {
+	compatible = "fsl,imx8dxl-usdhc", "fsl,imx8qxp-usdhc";
+	interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;
+};
+
+&usdhc2 {
+	compatible = "fsl,imx8dxl-usdhc", "fsl,imx8qxp-usdhc";
+	interrupts = <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>;
+};
+
+&usdhc3 {
+	compatible = "fsl,imx8dxl-usdhc", "fsl,imx8qxp-usdhc";
+	interrupts = <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>;
+};
-- 
2.34.1