Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Message-ID: <71fc3efb-5110-287e-0422-10c1ae90139c@nvidia.com>
Date:   Wed, 13 Apr 2022 21:47:50 +0530
User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:91.0) Gecko/20100101
 Thunderbird/91.8.0
Subject: Re: [Patch v7 3/4] dt-bindings: memory: Update reg/reg-names
 validation
Content-Language: en-US
To:     Dmitry Osipenko <dmitry.osipenko@collabora.com>,
        Rob Herring <robh@kernel.org>
Cc:     digetx@gmail.com, krzysztof.kozlowski@linaro.org,
        thierry.reding@gmail.com, jonathanh@nvidia.com,
        linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
        linux-tegra@vger.kernel.org, krzysztof.kozlowski+dt@linaro.org,
        vdumpa@nvidia.com, Snikam@nvidia.com
References: <20220413094012.13589-1-amhetre@nvidia.com>
 <20220413094012.13589-4-amhetre@nvidia.com>
 <YlbSGEBKgpVC51dZ@robh.at.kernel.org>
 <b050247d-a62c-62e7-7750-24cefcc93506@collabora.com>
From:   Ashish Mhetre <amhetre@nvidia.com>
In-Reply-To: <b050247d-a62c-62e7-7750-24cefcc93506@collabora.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?Z2hWWkE2ZTgzNmN3SDVlWTREMkY1NEtCTDNLWnFXYnVIMU12Y3dEbWlTV3pK?=
 =?utf-8?B?cTRsa1lzUUFadnB2VE5xRloyMHZNZXhoL2xlWkJ4c2M3REthY29kemRDa1Fu?=
 =?utf-8?B?U2gva2lJUW01V0s4Vmlkd2kvZDJUZmZqMUUrT2o0Qmtta1BxRWJpWnExWnZO?=
 =?utf-8?B?S2dsY1ZTb2s2QXV1Yi9mNlNUREFnZnRYMXlmUTBZb3E2YjY3SmYvSTI2KzFz?=
 =?utf-8?B?NkJKdENDc1VnLzJpd3dkbGVkQnR0Ny9ya2M4eFpmZnZkRzJyaVYyVmYwMWVL?=
 =?utf-8?B?enZwZ21vTlhrVkhkaFFRdmxVb0hkWTFWa0FIdlVxZjdZMVBxa08rQXlQYW1O?=
 =?utf-8?B?RjJkam1nSkpqYjhCOUlzM3VMUXFNK0gzMXIyUTFLT1hFWnVOTHNSZHRxdW1s?=
 =?utf-8?B?SmwrdjJWNzZSSm1DZHdXc2dSOTBMVGZpL1BMbmpkV3JiZmN6QUdBSUVRT1Vr?=
 =?utf-8?B?NkE0TmlQSmJubDdGdGJvQXdWbWduUnAxZ21sYWNxeHNrS0xya2hrUkp3WVgr?=
 =?utf-8?B?dDNYMlpzenBsS1FuTUR0T3E2Mmt2NktVKy9VcFRvd3hUcVRMNUpJUlllZFJa?=
 =?utf-8?B?QjFIbnlraWhXNU0vVzlzMUhnay9YOXJNS25jSm1FYkI3Z3psVlcyVWpKVkpX?=
 =?utf-8?B?TUFDaG9UcjVoYzdJZXY0WEFZR25QczFWREp3SDBTL1lUNVdjWDd1dlNMemhM?=
 =?utf-8?B?M2k3dHV4eStSRUpaSXlKdXB6eEZzNGh4TnpwVHJFelJVUGticzF2c2JzbWd5?=
 =?utf-8?B?SzJFT3VXMklWNnR4NzFOYy96VEdpMDFtVUhkL3Z1RVhHTDloN1A2L2pXWENN?=
 =?utf-8?B?M0dRWnc0MGw1SHd3Yk9qcHQvRmFkUVYxc3gxNytWNHQ2VnM2N2lMbFB1WUxX?=
 =?utf-8?B?UUJsaG9QS1dMaXhlUEkxeVIxUzdGcDhYYTFuWE5ZR21zYXdNdVRvWDhHK3Iw?=
 =?utf-8?B?ZFhOWWpiVHcyVk8wZG42d0dHVDJjRjRvVXZSRHc5TGdzOG1WOWJ2YW4xN3J3?=
 =?utf-8?B?ZXJJZFM4Y0RGVUd5ektJWGVMMVpCMzI2V05LNXMySnJmTEIvVFFsOUZzbnNS?=
 =?utf-8?B?NWtEM3c0aENGU0tGd0tramlESTVGck0wdzN0Q1BFQWpKdjMrRkJEWGRZSUJp?=
 =?utf-8?B?MXRINEFzaUlaSUs5U29FR0VENEFrUDVVRFZzR212Vjd1b2lpN3pHcmNJaXZq?=
 =?utf-8?B?NXowbExsdThWUjBVang5OVd0SUx2c25DajdBV3dyT2NmZlAxSWhnaE1qVHkz?=
 =?utf-8?B?VUt1NUsyTVJuTUpEOW1KRXBnMXlCL3VZUk9yVE9VL3BKb0lSaUJzU1Urd3hY?=
 =?utf-8?B?dHFJeHcvR2EwLzU4aHZpd0trdlBpZUlOV3dwVW9sLzRrWTYxSi9GVW5lQ1dn?=
 =?utf-8?B?aCs2WmZhVmVHUTVNcXVFY2RzQnlDSk1Bc1owb3JRb01oZ0tJT3k0ajlRazZB?=
 =?utf-8?B?bEMyRWpFaDhJQ29wOFE1ZjJwVG5qRlpFb2FjUCswQ1R5VVJFK2xzNHhlZ1pG?=
 =?utf-8?B?RzUxQW1YaVpDVHI3Mlhpbk1rWHltbGorRWtaRlpXMmZZenIxeHh1VW13ajk1?=
 =?utf-8?B?UVhQZ3U5bWhFUmVQSkVqcS9kQ1drRnZ4dXdKdzQwOUsxT01IYzk0SXA1bWtt?=
 =?utf-8?B?RHZ5K3hwNGFkQWs1d3NjUk1CVVR6N1VQS1FjYW9LaXBobzl6L1JjSGJNMXpw?=
 =?utf-8?B?cm9uQzNBbEx1QzdGODZjU05IeTJIdmFPdDJYeVhwajM3OHFTSXlhdXJDOGt5?=
 =?utf-8?B?dzd5ejY3WlgyR3ZKaEE0WHdpcFhDYXV6UGxmYmpzRit2WXVEV2xaeTl3aHdX?=
 =?utf-8?B?VVRGTTJoQ1NvVGY4amFKTERNYnVnQmFKU1VGQk9LQWlmMGJpVzBiZUUyNFlR?=
 =?utf-8?B?alJTWXRhUUtjV0dpRi9JMjVRNTlUV1g0YU5RaE9xbCtsc0dPc3hKeHJTN3Jt?=
 =?utf-8?B?MEtMY0hUMlV0ZzZPL28rMVo5aHpFMTI2R25Sd3JldnFWaDhqYm80b3hkTmdw?=
 =?utf-8?B?U25nendyOUcvVlhVTThseWZiQk1CNkpBd2Zpbk1nSEdwUEVnRDJWYVJzdUVZ?=
 =?utf-8?B?UFlURTM3SXEvYndiODBSSTJ3WnJOeW8vMy9SbTJXUFBqdzNVQ2YyMU1YWU5J?=
 =?utf-8?B?WGhqWGVoY1JKbTZ1TStLdjJ2cDdkVDN1eEYwdlRWNmxQY1Fnc3Z4LzFNR1c2?=
 =?utf-8?B?L3U3SnhqTk5xOXZKOVdDQ1VxcHJ4eWg1SU5nMHlKL3VKRUJreUduQWdtb1V5?=
 =?utf-8?B?QU9RM0xOUGRZSEczcThiVEZKYTJ0ellsa2tDNUg4dUxPSDE0VUw0TWxPWXlV?=
 =?utf-8?B?WXVjdE5CUTUrTm1RQ1cxYmZpTXNBaVpOYXlSOTRWalBqRk80UGRVUT09?=
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-Network-Message-Id: df03f1ff-dfb9-403d-7e93-08da1d692fba
X-MS-Exchange-CrossTenant-AuthSource: SA0PR12MB4349.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 13 Apr 2022 16:18:04.0243
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: 5kl5+2wYz/p9oxW9iSWSdWTQ0xAXg1+GNc4IhL69k1Ps7aJrBkPZ8Y+QPVJYDp+wKHxTE82K8Lq1inuphqwmLw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: BYAPR12MB3207
X-Spam-Status: No, score=-2.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,
        DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FORGED_SPF_HELO,
        NICE_REPLY_A,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,
        SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no
        version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org


On 4/13/2022 7:34 PM, Dmitry Osipenko wrote:
> External email: Use caution opening links or attachments
> 
> 
> On 4/13/22 16:37, Rob Herring wrote:
>> On Wed, Apr 13, 2022 at 03:10:11PM +0530, Ashish Mhetre wrote:
>>>  From tegra186 onwards, memory controller support multiple channels.
>>> Reg items are updated with address and size of these channels.
>>> Tegra186 has overall 5 memory controller channels. Tegra194 and tegra234
>>> have overall 17 memory controller channels each.
>>> There is 1 reg item for memory controller stream-id registers.
>>> So update the reg maxItems to 18 in tegra186 devicetree documentation.
>>> Also update validation for reg-names added for these corresponding reg
>>> items.
>>
>> Somehow your subject should indicate this is for Tegra.
>>
>>>
>>> Signed-off-by: Ashish Mhetre <amhetre@nvidia.com>
>>> ---
>>>   .../nvidia,tegra186-mc.yaml                   | 80 +++++++++++++++++--
>>>   1 file changed, 74 insertions(+), 6 deletions(-)
>>>
>>> diff --git a/Documentation/devicetree/bindings/memory-controllers/nvidia,tegra186-mc.yaml b/Documentation/devicetree/bindings/memory-controllers/nvidia,tegra186-mc.yaml
>>> index 13c4c82fd0d3..c7cfa6c2cd81 100644
>>> --- a/Documentation/devicetree/bindings/memory-controllers/nvidia,tegra186-mc.yaml
>>> +++ b/Documentation/devicetree/bindings/memory-controllers/nvidia,tegra186-mc.yaml
>>> @@ -34,8 +34,12 @@ properties:
>>>             - nvidia,tegra234-mc
>>>
>>>     reg:
>>> -    minItems: 1
>>> -    maxItems: 3
>>> +    minItems: 6
>>
>> You just broke current users.
>>
>>> +    maxItems: 18
>>> +
>>> +  reg-names:
>>> +    minItems: 6
>>> +    maxItems: 18
>>>
>>>     interrupts:
>>>       items:
>>> @@ -142,7 +146,18 @@ allOf:
>>>       then:
>>>         properties:
>>>           reg:
>>> -          maxItems: 1
>>> +          maxItems: 6
>>> +          description: 5 memory controller channels and 1 for stream-id registers
>>> +
>>> +        reg-names:
>>> +          maxItems: 6
>>> +          items:
>>> +            - const: sid
>>> +            - const: broadcast
>>> +            - const: ch0
>>> +            - const: ch1
>>> +            - const: ch2
>>> +            - const: ch3
>>>
>>>     - if:
>>>         properties:
>>> @@ -151,7 +166,30 @@ allOf:
>>>       then:
>>>         properties:
>>>           reg:
>>> -          minItems: 3
>>> +          minItems: 18
>>> +          description: 17 memory controller channels and 1 for stream-id registers
>>> +
>>> +        reg-names:
>>> +          minItems: 18
>>> +          items:
>>> +            - const: sid
>>> +            - const: broadcast
>>> +            - const: ch0
>>> +            - const: ch1
>>> +            - const: ch2
>>> +            - const: ch3
>>> +            - const: ch4
>>> +            - const: ch5
>>> +            - const: ch6
>>> +            - const: ch7
>>> +            - const: ch8
>>> +            - const: ch9
>>> +            - const: ch10
>>> +            - const: ch11
>>> +            - const: ch12
>>> +            - const: ch13
>>> +            - const: ch14
>>> +            - const: ch15
>>>
>>>     - if:
>>>         properties:
>>> @@ -160,13 +198,37 @@ allOf:
>>>       then:
>>>         properties:
>>>           reg:
>>> -          minItems: 3
>>> +          minItems: 18
>>> +          description: 17 memory controller channels and 1 for stream-id registers
>>> +
>>> +        reg-names:
>>> +          minItems: 18
>>> +          items:
>>> +            - const: sid
>>> +            - const: broadcast
>>> +            - const: ch0
>>> +            - const: ch1
>>> +            - const: ch2
>>> +            - const: ch3
>>> +            - const: ch4
>>> +            - const: ch5
>>> +            - const: ch6
>>> +            - const: ch7
>>> +            - const: ch8
>>> +            - const: ch9
>>> +            - const: ch10
>>> +            - const: ch11
>>> +            - const: ch12
>>> +            - const: ch13
>>> +            - const: ch14
>>> +            - const: ch15
>>>
>>>   additionalProperties: false
>>>
>>>   required:
>>>     - compatible
>>>     - reg
>>> +  - reg-names
>>
>> New, added properties cannot be required. That's an ABI break.
>>
>>>     - interrupts
>>>     - "#address-cells"
>>>     - "#size-cells"
>>> @@ -182,7 +244,13 @@ examples:
>>>
>>>           memory-controller@2c00000 {
>>>               compatible = "nvidia,tegra186-mc";
>>> -            reg = <0x0 0x02c00000 0x0 0xb0000>;
>>> +            reg = <0x0 0x02c00000 0x0 0x10000>,    /* MC-SID */
>>> +                  <0x0 0x02c10000 0x0 0x10000>,    /* Broadcast channel */
>>> +                  <0x0 0x02c20000 0x0 0x10000>,    /* MC0 */
>>> +                  <0x0 0x02c30000 0x0 0x10000>,    /* MC1 */
>>> +                  <0x0 0x02c40000 0x0 0x10000>,    /* MC2 */
>>> +                  <0x0 0x02c50000 0x0 0x10000>;    /* MC3 */
>>> +            reg-names = "sid", "broadcast", "ch0", "ch1", "ch2", "ch3";
>>>               interrupts = <GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH>;
>>>
>>>               #address-cells = <2>;
>>> --
>>> 2.17.1
>>>
> 
> Oh, wait.. I didn't notice that the new reg ranges are only splitting up
> the old ranges. Previously it appeared to me that these are the new ranges.
>  > Ashish, in this case you don't need to change the regs in the DT at all.
> Instead, you need to specify the per-channel reg-base offsets in the
> driver code.

Yes, it's kind of splitting up the old ranges and straight forward for
Tegra186. But on Tegra194 and Tegra234 the old address is not in single
range. It's already split across 3 ranges. We have to choose right range
and add channel offsets to that range in order to read interrupts.
So I went with the approach of splitting the regs in DT itself as per
the channels because that way they can be mapped in a single loop and
used easily.
If we want to specify per-channel reg-base offsets then that would be
per-SOC. Also we would need to choose correct reg-range for Tegra194 and
Tegra234 and have a way to maintain offsets of channels from those
respective reg-ranges.