Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Abel Vesa <abel.vesa@nxp.com>
To:     Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>,
        Ulf Hansson <ulf.hansson@linaro.org>,
        Shawn Guo <shawnguo@kernel.org>,
        Sascha Hauer <s.hauer@pengutronix.de>
Cc:     Pengutronix Kernel Team <kernel@pengutronix.de>,
        Fabio Estevam <fabio.estevam@nxp.com>,
        NXP Linux Team <linux-imx@nxp.com>,
        devicetree@vger.kernel.org,
        Linux Kernel Mailing List <linux-kernel@vger.kernel.org>,
        linux-mmc@vger.kernel.org, <netdev@vger.kernel.org>,
        linux-arm-kernel@lists.infradead.org, Jacky Bai <ping.bai@nxp.com>
Subject: [PATCH v6 04/13] arm64: dts: freescale: Add ddr subsys dtsi for imx8dxl
Date:   Wed, 13 Apr 2022 13:33:47 +0300
Message-Id: <20220413103356.3433637-5-abel.vesa@nxp.com>
In-Reply-To: <20220413103356.3433637-1-abel.vesa@nxp.com>
References: <20220413103356.3433637-1-abel.vesa@nxp.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?KQuF4sdjhjfHUk07B6GlkWx7qD4UAdqYulNT5/34GC9rpgg2nMzGpJNHxoQR?=
 =?us-ascii?Q?bG3jU6FQO31CvThX67W/0Fk7Soccs0VqVYeZu1wIgeZD5eJogmaZT0z2io3l?=
 =?us-ascii?Q?ohmz9Jlt1D9BjLY9FgTDxTipDINubG0Ig+JdbAXdJ8s8c9Fwbntw9Ubz8DVj?=
 =?us-ascii?Q?Y6918cH/Wso0vUN3pNdvMrQSjDQLg/V11XRSRHqOITDMC/OP6LqjFXSE2W5o?=
 =?us-ascii?Q?zRj50pqV6p/RFryq02/In9k6cfD259bAmRNwpcLeooRK6hY9jtd5JtWnKg4J?=
 =?us-ascii?Q?QgfjGtRy2uD8cvq5Ov0JIHpmuGGMXsaWQ0RxzmtQaTVAUrKW1pKBXeYUJtXR?=
 =?us-ascii?Q?LXLrNISMSJU6tD6kxlckMb6GKmnjm1fQTD4IOqUPlVvjElrupGesEVmwF9CU?=
 =?us-ascii?Q?+HjDgGdE3oSkXqED2nOrmUZt7jMxOxjEdKmv5IoIBmGzn8puajFUG0fSuS+z?=
 =?us-ascii?Q?UMrfFTcIZiv6z8TpqYZaciP/YntEYBl6+9L1tCvHzGYPxrH0ECqg9VkPdvl3?=
 =?us-ascii?Q?5LgoFzK3DphdytYaQ+Rn91dF/jJF/i+PCTms1Jq5PTSU40RK6+9p3uXHnJax?=
 =?us-ascii?Q?38rYPWmR0VIFPSS4c6VBUIZa0ETuQQopnp2X3K934M4J6zOg71lWEn1p4Khm?=
 =?us-ascii?Q?Ixx4oQPl1daHEOGN7l2+IWh9tVFEqWtWct2SX/nUQq/qic8ti8yIPHZIQZZ8?=
 =?us-ascii?Q?M/p76jWHsFvMedpjNvohU/YS/t5cSvEMEjPk6kiI178mL3BaSdJwH1ZLwHw9?=
 =?us-ascii?Q?GPR7z+C+E+xzpLXeaBFi9CjgO1xtf0OkYx8wUHWBdxfJ/465l9Lo3S5IfT3J?=
 =?us-ascii?Q?DoicUYKaPWmEkp/eOBD4DZTcWKwwRQaKdhpLay+15XlnuR+NAX7QitIwbDxJ?=
 =?us-ascii?Q?WfQmvW4KphGt0pAEikk/nRpHU58G2lF0zopgHGXl8TwrULBp0yvncgcCaH7r?=
 =?us-ascii?Q?8iojGeZdNDq5zYiK2SN/LL7GGKzSWOhc4TsOgw9uTMs5TFsJKYvbDNfg+J4O?=
 =?us-ascii?Q?ZsOqc/zZDU02YQsQqwjdLcHAHINXJ9cY9BHpd4uaBFdjm5B8P2l0mXwbCWLp?=
 =?us-ascii?Q?CXO/Ze/FDwkHTlhm84OecflCMRVbFtCqVgWPvAJ7Lf7FAFi5z0x0Bo9Ewe8P?=
 =?us-ascii?Q?g+O0tp3q1IhFVz97w/DcurJCMA/k+Sc3g2tJKOiT+OBz/VNmjcOR7yDI+tdO?=
 =?us-ascii?Q?aXhTmhBAx00Umb79FQjNyaIKZaiK6UcgRFTZ5saY76WBF/lrcfKaBr4qKA4e?=
 =?us-ascii?Q?aY53UdPqUuL+inxu1tm2e/oWAzHFZX9+rR/uJz5DhVwaPjfD8sai0Cjl+kMz?=
 =?us-ascii?Q?q3hVhxrH64A41AMJQ2un/mt3IILKX9dDUMaduOwVjumXLczRftRI4x3olE+U?=
 =?us-ascii?Q?0QVjWlVuLDWEESCcljVMz9r3Yt4upJDQvNTGefkZdN0Q0bp1vyNxTIrsqfk9?=
 =?us-ascii?Q?t1cIYglwi+4sN8HroXYAFXqltXUCPO8THwQqxZTK+MGULGnWw8Pa8skpc+vQ?=
 =?us-ascii?Q?qcB74sxDz2JattkozvGVJGhWicAcxlLi0/V/jMoYGxZx4HZz4UyUaRU2ZiVs?=
 =?us-ascii?Q?cbSDQDjLuXADveuwoLzTi3PD0pQZeHRDBjJObLzvcAgrEtP8zmh6kesqXUe/?=
 =?us-ascii?Q?HQ2mln65QOKQJFSFPGHfzl0SJrK2K3qphW8XE1o3BUz38xByCCFPzYDRotR9?=
 =?us-ascii?Q?PN4W74jGmsQG5BrdppXjFrelUNY7XvKvOJ407NZ1rzxdxxqGqgBGV8c/2l3m?=
 =?us-ascii?Q?LFE8Uw7yJA=3D=3D?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: e30dc370-c8da-40ea-e1f2-08da1d393867
X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB4688.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 13 Apr 2022 10:34:42.4269
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: AmGENMXbtm6zXANJhLf2gcs6Yygv8jHFcbWp7HP3hyXQqonjg0hAWaGXtisZ7A7sjyNUyeg1BrA5wDORjiREDg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR04MB8691
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE,
        RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE
        autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

From: Jacky Bai <ping.bai@nxp.com>

Add the ddr subsys dtsi for i.MX8DXL. Additional db pmu is added
compared to i.MX8QXP.

Signed-off-by: Jacky Bai <ping.bai@nxp.com>
Signed-off-by: Abel Vesa <abel.vesa@nxp.com>
---
 .../boot/dts/freescale/imx8dxl-ss-ddr.dtsi    | 36 +++++++++++++++++++
 1 file changed, 36 insertions(+)
 create mode 100644 arch/arm64/boot/dts/freescale/imx8dxl-ss-ddr.dtsi

diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-ss-ddr.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl-ss-ddr.dtsi
new file mode 100644
index 000000000000..75b482966d94
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8dxl-ss-ddr.dtsi
@@ -0,0 +1,36 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2021 NXP
+ */
+
+&ddr_subsys {
+	db_ipg_clk: clock-db-ipg {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <456000000>;
+		clock-output-names = "db_ipg_clk";
+	};
+
+	db_pmu0: db-pmu@5ca40000 {
+		compatible = "fsl,imx8dxl-db-pmu";
+		reg = <0x5ca40000 0x10000>;
+		interrupt-parent = <&gic>;
+		interrupts = <GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&db_pmu0_lpcg IMX_LPCG_CLK_0>,
+			 <&db_pmu0_lpcg IMX_LPCG_CLK_1>;
+		clock-names = "ipg", "cnt";
+		power-domains = <&pd IMX_SC_R_PERF>;
+	};
+
+	db_pmu0_lpcg: clock-controller@5cae0000 {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x5cae0000 0x10000>;
+		#clock-cells = <1>;
+		clocks = <&db_ipg_clk>, <&db_ipg_clk>;
+		clock-indices = <IMX_LPCG_CLK_0>,
+				<IMX_LPCG_CLK_1>;
+		clock-output-names = "perf_lpcg_cnt_clk",
+				     "perf_lpcg_ipg_clk";
+		power-domains = <&pd IMX_SC_R_PERF>;
+	};
+};
-- 
2.34.1