Received-SPF: softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) client-ip=23.128.96.19;
From:   Liu Ying <victor.liu@nxp.com>
To:     linux-phy@lists.infradead.org, devicetree@vger.kernel.org,
        linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org,
        linux-arm-kernel@lists.infradead.org
Cc:     kishon@ti.com, vkoul@kernel.org, robh+dt@kernel.org,
        krzk+dt@kernel.org, andrzej.hajda@intel.com,
        narmstrong@baylibre.com, robert.foss@linaro.org,
        Laurent.pinchart@ideasonboard.com, jonas@kwiboo.se,
        jernej.skrabec@gmail.com, airlied@linux.ie, daniel@ffwll.ch,
        shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de,
        festevam@gmail.com, linux-imx@nxp.com, agx@sigxcpu.org,
        robert.chiras@nxp.com, martin.kepplinger@puri.sm,
        Rob Herring <robh@kernel.org>
Subject: [PATCH v8 3/5] dt-bindings: phy: Convert mixel,mipi-dsi-phy to json-schema
Date:   Thu, 14 Apr 2022 15:10:37 +0800
Message-Id: <20220414071039.423271-4-victor.liu@nxp.com>
In-Reply-To: <20220414071039.423271-1-victor.liu@nxp.com>
References: <20220414071039.423271-1-victor.liu@nxp.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?U3NPNEdBTnR5TTUvVnZkOFlVdjhnUTY1WktKVHp3MVBVMEpWRndQcU94bUxJ?=
 =?utf-8?B?Vi9BZHVzM0lPMVd0RFY2TDFCNkNvNHdERUdOSnFQVHh1RDFXQzhuSUU2SkFx?=
 =?utf-8?B?N1BMeURXVStqcEUrcUZ2Umw0T1FUK0IrYU5kVW5WeFdJL2p6NnFKeWE0d1pL?=
 =?utf-8?B?QytjNWhvdE1GZU5IYTFjbG82dS9mUDRuOEJFRkVIK25vaFBJVzNFa0srOGkw?=
 =?utf-8?B?L3NoZjBwOGF6bGkxRnZva3N6YnRFVVQ5QmpwTUo2dmRIMWlqTmFpQWV3SGtS?=
 =?utf-8?B?QmprMTg5TjNDdnZaaDBZcU1Ka3UwWEV4UUljWjVEV0dHZGx1Rk1VN1QrQUs5?=
 =?utf-8?B?Z0kzMnhNNUU2cmxnclVUenM1QXFEK0tUUzN6YXhCempMZVFkeEdUQ0JYbS9y?=
 =?utf-8?B?VUFLV0ZIcXVXSWdlVWhlaDV6dFhrdzJpMHZjekQ4djU2NXY2SU9kdjREUDFh?=
 =?utf-8?B?RkVVR3Z5RVRjeThzb0pNVFQ3QmJ3SkFCQ0Z5eWRPSGV0MUJLQ3BYZEpIL3lM?=
 =?utf-8?B?SEM5bUZ6T294eFBMWHNSdmJsT3pLbk5KOVBRbEEveEFXZGg2M0VMaEFYbjZx?=
 =?utf-8?B?UTR0dUNuSkhKTEhQOWV4VWhpMGo4SGpRSmd6UW1pMDdBRVVuMGJaLzNmejlG?=
 =?utf-8?B?eE5hWjViN3V3dHExYURNZ2tGV0FuZ2M2c1dPN3ZpNWFEZm5zKzNYeklJMFR0?=
 =?utf-8?B?NjIrYWcwN0plbGVlWTdHVmdyczZtWTZvYk5EMHNtSFQ1VU5KQUJhZUdpWmsw?=
 =?utf-8?B?VjJUa25vYlFCWHlZd3YzTWFBRUVmWk5oU3U5aWE5WmdCSGtXSlhwY211TFJr?=
 =?utf-8?B?OGlVMWZ1TTNEVmRNRmZNaG1QbC81ek5ZVnBJcHVScCtET3pmbWxOS3RTd2Va?=
 =?utf-8?B?UStpSHR5elFpbGdwWXo1azFoVTBRUUJzVXZDSHhOZWtiNjBYRGpXaEtYS05i?=
 =?utf-8?B?SFZaV1FVL1VXcVFuU3JFaVpPRzBPTEJBRGJEV2d1cHBKMnNlYjFOQ1M4Q25o?=
 =?utf-8?B?SVhTcjRWVzUxT09PZDl6c0ZYZENkUnZGaWQrbHNNNkZMKzlVRmc0UTJ1eGFE?=
 =?utf-8?B?QVNLOVl6ZzhITTB2RWtkRTNCQmE2eFRCeThWc0cxMnlwSmk2cWk2bGFMU0Mx?=
 =?utf-8?B?UUNMVFczOVdlbm9WQXZoaGFRaXJ3THZJOFBQR2lDSVVuVmoxalFobkZDbnY4?=
 =?utf-8?B?L3Q3VXNxcWRjVmlFVVRFTHZCaXh1MnBHOEhGYUxNRmJON1liMnpVYTRJSUtj?=
 =?utf-8?B?VFJuaVR1RTZITEdncFNtWnlWcWNmejhwa0UxaDdVQmVBNXlVeWVsOCtNYVB4?=
 =?utf-8?B?ME5tZERxa1c3bHhUbUtEdGdaTCtENGoxSE1kSTRVNUhLYktoWVR4TDg3a1c4?=
 =?utf-8?B?QXZhb1d0Uks3bmM2V21wdm5uTWFQcGk0ME9VNWw0VEpTTWRmMU9mbEVKMjgz?=
 =?utf-8?B?bmhLNU5wWkdMa0JUcUEzbGlGOHJrbXV5dTVxS004OFVvQis4bWdWYy9JTk1Z?=
 =?utf-8?B?YjF0VXBlQXlRY05KVFZJQzQ4NDFFMHRPNVg1a2Frc3p0UnlYbjdmS3Q2MFNn?=
 =?utf-8?B?ejdSbjNEUnRGeFBlOWRtMUJCUU1rODhEbFNRSlc2SXBpdU02aXRoMG45UUp4?=
 =?utf-8?B?QU82eDRYd1pWcXFrM0JVdnRaSS9ZcExDY2NwMW8yZ3psZVVCVDRaOGFUSG5J?=
 =?utf-8?B?TE1pbGVCbHdaa2hvSzl1TzFqcmphWGtFS1JwNmpad3Q5cnBuZEV4aDd5WlRT?=
 =?utf-8?B?ZUR0RDdDOFd5QXlnM2YrN2N4MmxycHJRL3JWUUJnYS9ZcnBkd1E5RGMwMXZy?=
 =?utf-8?B?NHdLaFhFSi9rRTgzb1htSVVLMGlmby9nRFVyYjhuRWw4VTF4UFl1aXdBT01o?=
 =?utf-8?B?NjI2TTRPQWpLdnRTN1YxUWNrWlpTc3oyVTVybkJOcEZzeUI3S2Z4cmovNFQ1?=
 =?utf-8?B?ZEhoQjFrWVlpbEVEWXlyblNKZkg1bmNwaThCby91ZDVyczJqUXFZMFB6aGIy?=
 =?utf-8?B?cmVMbGhxeXY2dVdycHpQSFRsMlhBdkR4Vm1mRVJ1dUxrY0tHR2V0d1oyYU4z?=
 =?utf-8?B?aUZ0M1NYclRBQStiUzR0L0F1ay9DTEF5VEVzSGYreFB3b3E5OEN5TzltNGd3?=
 =?utf-8?B?YmZ2bGp6Ukx2UTJXdnFjc1VDNjYwYWRFNncxRFcrTjdYdUdsZW9wZEV4dlB0?=
 =?utf-8?B?NHFPdkJ0Y09yTE5NTTRkd2tBb0FyWWN4NGhKU1psUGl2bkJFMkNBdUd6ZDN1?=
 =?utf-8?B?ZjJKc0FwTEJ0d0d6NzhoTi9kbHlvT1FORUhqVmJ4cHA3YzZuOGU4VkpHUkxR?=
 =?utf-8?B?Y2lxRHlHMUY0M3Q4QytLYVhSdTlPOGVxdDJwQk5RaHMzT3ZHQ0M3QT09?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 2a2d7bcc-db4c-4fad-865c-08da1de5b07c
X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 14 Apr 2022 07:09:17.3888
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: sbCC5JmQ1gSmWSGMYgUYd4lph0heVRfW4Qc0uWmGlNFoOZxspTuhg9pr4bfZmziKpM34NrH9tMHUHllfxYTc7Q==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB8PR04MB6714
X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED,
	DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,
	MAILING_LIST_MULTI,RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE
	autolearn=no autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
	lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

This patch converts the mixel,mipi-dsi-phy binding to
DT schema format using json-schema.

Comparing to the plain text version, the new binding adds
the 'assigned-clocks', 'assigned-clock-parents' and
'assigned-clock-rates' properites, otherwise 'make dtbs_check'
would complain that there are mis-matches.  Also, the new
binding requires the 'power-domains' property since all potential
SoCs that embed this PHY would provide a power domain for it.
The example of the new binding takes reference to the latest
dphy node in imx8mq.dtsi.

Cc: Guido Günther <agx@sigxcpu.org>
Cc: Kishon Vijay Abraham I <kishon@ti.com>
Cc: Vinod Koul <vkoul@kernel.org>
Cc: Rob Herring <robh+dt@kernel.org>
Cc: NXP Linux Team <linux-imx@nxp.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Reviewed-by: Guido Günther <agx@sigxcpu.org>
Signed-off-by: Liu Ying <victor.liu@nxp.com>
---
v7->v8:
* No change.

v6->v7:
* No change.

v5->v6:
* No change.

v4->v5:
* No change.

v3->v4:
* Add Rob's and Guido's R-b tags.

v2->v3:
* Improve the 'clock-names' property by dropping 'items:'.

v1->v2:
* Newly introduced in v2.  (Guido)

 .../bindings/phy/mixel,mipi-dsi-phy.txt       | 29 --------
 .../bindings/phy/mixel,mipi-dsi-phy.yaml      | 72 +++++++++++++++++++
 2 files changed, 72 insertions(+), 29 deletions(-)
 delete mode 100644 Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.txt
 create mode 100644 Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.yaml

diff --git a/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.txt b/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.txt
deleted file mode 100644
index 9b23407233c0..000000000000
--- a/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.txt
+++ /dev/null
@@ -1,29 +0,0 @@
-Mixel DSI PHY for i.MX8
-
-The Mixel MIPI-DSI PHY IP block is e.g. found on i.MX8 platforms (along the
-MIPI-DSI IP from Northwest Logic). It represents the physical layer for the
-electrical signals for DSI.
-
-Required properties:
-- compatible: Must be:
-  - "fsl,imx8mq-mipi-dphy"
-- clocks: Must contain an entry for each entry in clock-names.
-- clock-names: Must contain the following entries:
-  - "phy_ref": phandle and specifier referring to the DPHY ref clock
-- reg: the register range of the PHY controller
-- #phy-cells: number of cells in PHY, as defined in
-  Documentation/devicetree/bindings/phy/phy-bindings.txt
-  this must be <0>
-
-Optional properties:
-- power-domains: phandle to power domain
-
-Example:
-	dphy: dphy@30a0030 {
-		compatible = "fsl,imx8mq-mipi-dphy";
-		clocks = <&clk IMX8MQ_CLK_DSI_PHY_REF>;
-		clock-names = "phy_ref";
-		reg = <0x30a00300 0x100>;
-		power-domains = <&pd_mipi0>;
-		#phy-cells = <0>;
-        };
diff --git a/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.yaml b/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.yaml
new file mode 100644
index 000000000000..c34f2e6d6bd5
--- /dev/null
+++ b/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.yaml
@@ -0,0 +1,72 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/phy/mixel,mipi-dsi-phy.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Mixel DSI PHY for i.MX8
+
+maintainers:
+  - Guido Günther <agx@sigxcpu.org>
+
+description: |
+  The Mixel MIPI-DSI PHY IP block is e.g. found on i.MX8 platforms (along the
+  MIPI-DSI IP from Northwest Logic). It represents the physical layer for the
+  electrical signals for DSI.
+
+properties:
+  compatible:
+    enum:
+      - fsl,imx8mq-mipi-dphy
+
+  reg:
+    maxItems: 1
+
+  clocks:
+    maxItems: 1
+
+  clock-names:
+    const: phy_ref
+
+  assigned-clocks:
+    maxItems: 1
+
+  assigned-clock-parents:
+    maxItems: 1
+
+  assigned-clock-rates:
+    maxItems: 1
+
+  "#phy-cells":
+    const: 0
+
+  power-domains:
+    maxItems: 1
+
+required:
+  - compatible
+  - reg
+  - clocks
+  - clock-names
+  - assigned-clocks
+  - assigned-clock-parents
+  - assigned-clock-rates
+  - "#phy-cells"
+  - power-domains
+
+additionalProperties: false
+
+examples:
+  - |
+    #include <dt-bindings/clock/imx8mq-clock.h>
+    dphy: dphy@30a0030 {
+        compatible = "fsl,imx8mq-mipi-dphy";
+        reg = <0x30a00300 0x100>;
+        clocks = <&clk IMX8MQ_CLK_DSI_PHY_REF>;
+        clock-names = "phy_ref";
+        assigned-clocks = <&clk IMX8MQ_CLK_DSI_PHY_REF>;
+        assigned-clock-parents = <&clk IMX8MQ_VIDEO_PLL1_OUT>;
+        assigned-clock-rates = <24000000>;
+        #phy-cells = <0>;
+        power-domains = <&pgc_mipi>;
+    };
-- 
2.25.1