Received: by 2002:a05:6a10:6d10:0:0:0:0 with SMTP id gq16csp2195155pxb; Sun, 17 Apr 2022 13:32:09 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyTPQDn5QFycPWQ3Hlps51Ujee7rCcECmZtpy08Zjoiq1kyU3bEAosS56ZX3R/5IBNzF4cA X-Received: by 2002:a17:906:4fc7:b0:6da:92b2:f572 with SMTP id i7-20020a1709064fc700b006da92b2f572mr6608310ejw.184.1650227529384; Sun, 17 Apr 2022 13:32:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1650227529; cv=none; d=google.com; s=arc-20160816; b=oMT81v3YrG1UcAXe5wWig0GdTWE/FmKaucVEcHR11KAOuXa0L8dEWT6QMQsePnpy3b 6zCJ/tieoB4Lb1oa+b6QJKJG1zpj43SlxwsEct5z1VAs+UuJ0l2+VthqF94GWGZOGOGe tcl7DSwykKeMU8g5KPsNcjQcHENDQrvzoDhTv1SIv+xULWSKP/TmLnKszuooiGjA3INy YxGNywtVVjmQD09apxasiLor5JjK422//JrWKPbRjfSDjYJZ2RI7oCjvdWZfBSdbH7co B63OQAs0oqKKzqi0K+mpybqiycVOSdzy+tjs1Or2v8EPiHXc97H7R/DnR2My+l61+e3r Fe+w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=rG2MIY8TxgBls3TQcYSVlFd8S8Xpn/4CX0C/umjofy8=; b=f69weeMNznD3prRBzhXXIJ2p50rKiVqXuQBK8BoSSPQgqL0N0XpKBtod8Xq2ZpQ1pd qQk0r0ZfhMciyRWurPTeaLWnnxl8u3Wo7eNCJuIlNSN2hw8sIn36yzWg0OGwirOg8rH1 pYrgLiigycAAQCJ4xPjKRMNfQCKh8mCXOpQO3DNbpwNb+KFPyOeL20HGmKTHaWoCbZo6 gvqu5bEjZLhvsO9VtZylcNHH2hKFwK+Qz3y5q5xq7oloayEqXOhFX97B6AOv1To/WNBh 9vQc/qIXHaooVc9wPgX5azquES9JXt58B6EcuQTP4T+ucvfdjpKwEGtWVUdYXqz+FalO q3fQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b="MH/UQN+m"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id m11-20020a056402510b00b0041d9c8d2547si5134884edd.331.2022.04.17.13.31.22; Sun, 17 Apr 2022 13:32:09 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b="MH/UQN+m"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233644AbiDQIfA (ORCPT + 99 others); Sun, 17 Apr 2022 04:35:00 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55668 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233627AbiDQIe6 (ORCPT ); Sun, 17 Apr 2022 04:34:58 -0400 Received: from dfw.source.kernel.org (dfw.source.kernel.org [IPv6:2604:1380:4641:c500::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E3FAF13CF2; Sun, 17 Apr 2022 01:32:23 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id 8004861156; Sun, 17 Apr 2022 08:32:23 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 27D8DC385AB; Sun, 17 Apr 2022 08:32:19 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1650184342; bh=tT+UgmaXSNo+62iExN7OhXhZp9x+ZWFzp7S/nZVbKIE=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=MH/UQN+mMEUAv6nRR4n8H9Azczr77APNUrw33potgNx7HtXnqMQJlnM8slmkBT0Dp Q+Rsa3F0ZlG/hrRROuJJON7X9sYli/NP4pvjBAcTG+i6o/rkWC2d4Wgye4IDlMT1n0 G4Nu3hidMNFoMmf33kZpoOlUe229Epp6s9bCLjLdpqHsCXmxbJcSX5jCKz3EIJ4Jfu lGK1lw6AxJoJmtU6OI8lcDVc8yVh/KjAFoMCk+Key3n0WUM45IcFlc3xnBIhvT+oE4 /uNZgPoTKTGxeZ0MsbC/bHKoMR832cYEUSEpwWnIjlLmCcuKPAOGfaXygt7EzUSjR/ 8PJ7sIcUFpBlQ== From: guoren@kernel.org To: guoren@kernel.org, arnd@arndb.de, mark.rutland@arm.com, boqun.feng@gmail.com, peterz@infradead.org, will@kernel.org Cc: linux-arch@vger.kernel.org, linux-kernel@vger.kernel.org, linux-csky@vger.kernel.org, Guo Ren Subject: [PATCH V3 1/3] csky: cmpxchg: Optimize with acquire & release Date: Sun, 17 Apr 2022 16:32:02 +0800 Message-Id: <20220417083204.2048364-2-guoren@kernel.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220417083204.2048364-1-guoren@kernel.org> References: <20220417083204.2048364-1-guoren@kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-7.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Guo Ren Optimize arch_xchg|cmpxchg|cmpxchg_local with ASM acquire|release instructions instead of previous C based. Important reference comment by Rutland: 8e86f0b409a4 ("arm64: atomics: fix use of acquire + release for full barrier semantics") Link: https://lore.kernel.org/linux-riscv/CAJF2gTSAxpAi=LbAdu7jntZRUa=-dJwL0VfmDfBV5MHB=rcZ-w@mail.gmail.com/T/#m27a0f1342995deae49ce1d0e1f2683f8a181d6c3 Signed-off-by: Guo Ren Signed-off-by: Guo Ren Cc: Mark Rutland --- arch/csky/include/asm/barrier.h | 11 +++--- arch/csky/include/asm/cmpxchg.h | 64 ++++++++++++++++++++++++++++++--- 2 files changed, 67 insertions(+), 8 deletions(-) diff --git a/arch/csky/include/asm/barrier.h b/arch/csky/include/asm/barrier.h index f4045dd53e17..fb63335ffa33 100644 --- a/arch/csky/include/asm/barrier.h +++ b/arch/csky/include/asm/barrier.h @@ -37,17 +37,21 @@ * bar.brar * bar.bwaw */ +#define ACQUIRE_FENCE ".long 0x8427c000\n" +#define RELEASE_FENCE ".long 0x842ec000\n" +#define FULL_FENCE ".long 0x842fc000\n" + #define __bar_brw() asm volatile (".long 0x842cc000\n":::"memory") #define __bar_br() asm volatile (".long 0x8424c000\n":::"memory") #define __bar_bw() asm volatile (".long 0x8428c000\n":::"memory") #define __bar_arw() asm volatile (".long 0x8423c000\n":::"memory") #define __bar_ar() asm volatile (".long 0x8421c000\n":::"memory") #define __bar_aw() asm volatile (".long 0x8422c000\n":::"memory") -#define __bar_brwarw() asm volatile (".long 0x842fc000\n":::"memory") -#define __bar_brarw() asm volatile (".long 0x8427c000\n":::"memory") +#define __bar_brwarw() asm volatile (FULL_FENCE:::"memory") +#define __bar_brarw() asm volatile (ACQUIRE_FENCE:::"memory") #define __bar_bwarw() asm volatile (".long 0x842bc000\n":::"memory") #define __bar_brwar() asm volatile (".long 0x842dc000\n":::"memory") -#define __bar_brwaw() asm volatile (".long 0x842ec000\n":::"memory") +#define __bar_brwaw() asm volatile (RELEASE_FENCE:::"memory") #define __bar_brar() asm volatile (".long 0x8425c000\n":::"memory") #define __bar_brar() asm volatile (".long 0x8425c000\n":::"memory") #define __bar_bwaw() asm volatile (".long 0x842ac000\n":::"memory") @@ -56,7 +60,6 @@ #define __smp_rmb() __bar_brar() #define __smp_wmb() __bar_bwaw() -#define ACQUIRE_FENCE ".long 0x8427c000\n" #define __smp_acquire_fence() __bar_brarw() #define __smp_release_fence() __bar_brwaw() diff --git a/arch/csky/include/asm/cmpxchg.h b/arch/csky/include/asm/cmpxchg.h index d1bef11f8dc9..06c550448bf1 100644 --- a/arch/csky/include/asm/cmpxchg.h +++ b/arch/csky/include/asm/cmpxchg.h @@ -64,15 +64,71 @@ extern void __bad_xchg(void); #define arch_cmpxchg_relaxed(ptr, o, n) \ (__cmpxchg_relaxed((ptr), (o), (n), sizeof(*(ptr)))) -#define arch_cmpxchg(ptr, o, n) \ +#define __cmpxchg_acquire(ptr, old, new, size) \ ({ \ + __typeof__(ptr) __ptr = (ptr); \ + __typeof__(new) __new = (new); \ + __typeof__(new) __tmp; \ + __typeof__(old) __old = (old); \ + __typeof__(*(ptr)) __ret; \ + switch (size) { \ + case 4: \ + asm volatile ( \ + "1: ldex.w %0, (%3) \n" \ + " cmpne %0, %4 \n" \ + " bt 2f \n" \ + " mov %1, %2 \n" \ + " stex.w %1, (%3) \n" \ + " bez %1, 1b \n" \ + ACQUIRE_FENCE \ + "2: \n" \ + : "=&r" (__ret), "=&r" (__tmp) \ + : "r" (__new), "r"(__ptr), "r"(__old) \ + :); \ + break; \ + default: \ + __bad_xchg(); \ + } \ + __ret; \ +}) + +#define arch_cmpxchg_acquire(ptr, o, n) \ + (__cmpxchg_acquire((ptr), (o), (n), sizeof(*(ptr)))) + +#define __cmpxchg(ptr, old, new, size) \ +({ \ + __typeof__(ptr) __ptr = (ptr); \ + __typeof__(new) __new = (new); \ + __typeof__(new) __tmp; \ + __typeof__(old) __old = (old); \ __typeof__(*(ptr)) __ret; \ - __smp_release_fence(); \ - __ret = arch_cmpxchg_relaxed(ptr, o, n); \ - __smp_acquire_fence(); \ + switch (size) { \ + case 4: \ + asm volatile ( \ + "1: ldex.w %0, (%3) \n" \ + " cmpne %0, %4 \n" \ + " bt 2f \n" \ + " mov %1, %2 \n" \ + RELEASE_FENCE \ + " stex.w %1, (%3) \n" \ + " bez %1, 1b \n" \ + FULL_FENCE \ + "2: \n" \ + : "=&r" (__ret), "=&r" (__tmp) \ + : "r" (__new), "r"(__ptr), "r"(__old) \ + :); \ + break; \ + default: \ + __bad_xchg(); \ + } \ __ret; \ }) +#define arch_cmpxchg(ptr, o, n) \ + (__cmpxchg((ptr), (o), (n), sizeof(*(ptr)))) + +#define arch_cmpxchg_local(ptr, o, n) \ + (__cmpxchg_relaxed((ptr), (o), (n), sizeof(*(ptr)))) #else #include #endif -- 2.25.1