Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Liu Ying <victor.liu@nxp.com>
To:     linux-phy@lists.infradead.org, devicetree@vger.kernel.org,
        linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org,
        linux-arm-kernel@lists.infradead.org
Cc:     kishon@ti.com, vkoul@kernel.org, robh+dt@kernel.org,
        krzk+dt@kernel.org, andrzej.hajda@intel.com,
        narmstrong@baylibre.com, robert.foss@linaro.org,
        Laurent.pinchart@ideasonboard.com, jonas@kwiboo.se,
        jernej.skrabec@gmail.com, airlied@linux.ie, daniel@ffwll.ch,
        shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de,
        festevam@gmail.com, linux-imx@nxp.com, agx@sigxcpu.org,
        robert.chiras@nxp.com, martin.kepplinger@puri.sm,
        Rob Herring <robh@kernel.org>
Subject: [PATCH resend v8 3/5] dt-bindings: phy: Convert mixel,mipi-dsi-phy to json-schema
Date:   Tue, 19 Apr 2022 09:08:50 +0800
Message-Id: <20220419010852.452169-4-victor.liu@nxp.com>
In-Reply-To: <20220419010852.452169-1-victor.liu@nxp.com>
References: <20220419010852.452169-1-victor.liu@nxp.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?TGthOVJRMCtsbUV2c0QxZDY3dCtYa0J6ZkwrSmg2anErUGxnQzFZV1M0bGJL?=
 =?utf-8?B?aHRGRkN5b0prK1lqRHJzOStwM05jL2F3MC9pTCtqb25LVHhZUGZLWWMwdUp1?=
 =?utf-8?B?N1FKS2IvL3BaeURBcmlxZzBmd0ViUjVFZEVrR203WXZBT0NreHBhOG82eDU2?=
 =?utf-8?B?TDdTb2tuTVc1dUt1TUZpcFRDcDRpcFhMUnpjSWhhWU1CN2U2dXB6NThFcDBl?=
 =?utf-8?B?YTdFMG9MZDdyalp3SzRHQUFUU04xRVRuMW9hTUJ2S2pmWjBSS0ZjR2p5SC9H?=
 =?utf-8?B?eUhTeFkvcVVQNEtyY3l1WjdPNFZrR2NWRFFCTzNsdzJwaWdQN2g0UFJubGRs?=
 =?utf-8?B?TTI4K3oxRHVFNE1hRXd1ZTl1RW9JNmNaODk0MVpqc1hYMFkxWHdHT1JQSGht?=
 =?utf-8?B?V1lSRjhPTnF0ZUM5UVczRDROVW9aLzZST202SExoRDJRQ3lYWDhleUJmYVRE?=
 =?utf-8?B?RjJvYlhQcTBVQVA1QW9FK3MxcVBYQ09VNHc2UndxSFZENnVDYkFSQnIrbjVk?=
 =?utf-8?B?eWpGZ3RMU1RpZ2tLWGlieGpDU0huZlN2U3FOeWNPMUcyVG91ZkJBOTlmRTdD?=
 =?utf-8?B?bVJpQXBKdHliK3RaeEZHQnk3anpySVpsNmxYeVBDRHV6cmJwTlRseVZWRGE0?=
 =?utf-8?B?eHcrOFhtcFZZUVM4L04vd2NYRTN6c0xXcG9uM01xSTNzZVJxdEpOclVFL0RQ?=
 =?utf-8?B?UjI4WE1qQ0pvR3pZTkNnTXZUdzh3QnkrZ3NJcVZBRThadlRqZWFHeERHMG5k?=
 =?utf-8?B?MW1PSFRqaTA2T1g5ejRQOFRtT3VCcm1aYmh0UnNaTzQxOEhwSForclk0ZjlE?=
 =?utf-8?B?ejJRWnJnVytXVDVoVFNzVHRxMVhWVHQrR3ZRV0d4eGJucUZPdFVEbTZXZGVj?=
 =?utf-8?B?TFU1Rjh2RmYrYVE2UEhZNi9mY2E0ZEd6ZjUvU0RyR0dZS1IvZFRoZForYWdV?=
 =?utf-8?B?cWowM2xDbHYzQnU0bURCQ3V2V0V3ei9Hem9NRy8zQmZWQ3pOdFlwY3NVQVQy?=
 =?utf-8?B?a1VCeG9tSkx2OXAwWUVpdWVFaU9YclhnT3IyK2JlbzhQbUZhMkZUK28yVjJV?=
 =?utf-8?B?U3VWY3FiTlJlWHJpd2llUGJsNHM1bjhTK2FWdnY3aVFlMkJ4UUwzM3c2Kzhy?=
 =?utf-8?B?VGNnUEZLTnpVSlVmd1lRVlVhc2lxWXpxSlJQK0ZiM2VGSnh2cmRpUmpFSi9E?=
 =?utf-8?B?R3daNjZ5YmRVZzBadmp3anFPeFdGWWtMUFpwZmRLMy9wUFlRaERYejlIK3k3?=
 =?utf-8?B?UStaOWc3bkQyVHluMjhYU2diNlJudzJyWDBXQkYrV29FQjRIeS9BUFpiR1hL?=
 =?utf-8?B?QXArQjBTNlJIWkczN0dsWUJ6a3JFNGxQci94T05jYjFQeEVUM3pidlpTNWFy?=
 =?utf-8?B?bGpWaUtBSEcrU2tkK04ralEwYUJBWE5NaFpkbGpOTWNnTFpabk5EQjNIWG9l?=
 =?utf-8?B?Y0VLV0dkbkpKR20zUWZtSUVTSVFyaUdNUkJ2QWNNbWNKbjdoQmJQVysrczRq?=
 =?utf-8?B?UTMzdTdrcnFXUjQzeEdBQ3dkdmI2OEJVWWhMaXg0RjRuZGRMbjhrS1dtb3Rx?=
 =?utf-8?B?Y2dkQ3QyYXFSSjE1alQza0w3RUd0d0JRWGRCNVltQlRDc3VQN0haWGkvR2lF?=
 =?utf-8?B?VFdCTjdZZythYzV5UldVakp1anlrajdia0hjSW13dVBHVnBoRmk1SjhrM3k5?=
 =?utf-8?B?TjdKSlRRdHFMMVhZbEhibmEvWjN3TU1wTlRrWDRiOXZPL2FhaWlQaEVUV1d0?=
 =?utf-8?B?ZzU0NGxMZGpJWDMzUWcyMm5ndVpCL0hucjI2NSs3UnhxenhVS1UyUDB4Ymh2?=
 =?utf-8?B?MmVTVzdXQUszWHZ2VjhMcjZxdEJ4S2VTeXJnN1NiS3FCenFmWjU1KzlGaFpH?=
 =?utf-8?B?RE1LN0RUYy9peXpoU3E4a001M0ZERDAvY1VtWmh2M05ZQ0NiT2pMQ2FzZEFu?=
 =?utf-8?B?NmlqeEp2ckJoTjgzd0ZoMlkyblZxSDg1WFZEMGc3L1BBc0RNbGJMNmZha3Z1?=
 =?utf-8?B?ZHhISWZRa3N1clBacXBMMm80MnhFQmc1c1JidlFPbENQaWlhZTlraDAyK1lT?=
 =?utf-8?B?ZVUrNlAvSTB5cEUva2dUQmduRmhQVSt0ZHMzYjhXdkU1aVcvZjhaRnNjaFc4?=
 =?utf-8?B?Y0ppbUh4dGExdk13NUFnYmtrd1hHZUJ6RHpJcEtQNUxxMzV5YytCT0x6Mk5o?=
 =?utf-8?B?RTA5QkdhZi9NR2JPcS9oWjdORm1BemZMcE84Uncvc3J4VTY0eTBUWFZock5t?=
 =?utf-8?B?RjgrWDlSemdWS2YxWWhpcHJEZWFpQ1VEQ1FmbnFGUnBYN3JuK2lKdmt6Smpj?=
 =?utf-8?B?VVpJQzFNZmR5UktjY2xSMkVrZi93WlFJNFJIaHZ3eks5QmN4aS9ZZz09?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 1b3c89ac-798f-4b75-79e4-08da21a0fa4e
X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 19 Apr 2022 01:07:30.6789
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: 2DJXPlal7BcBcVY32rlFx1lzH2vGFVWK6/RQDOJST+m4xMZGbAseZ70jJVAbIWBUuvwMN2jBXyu9LnXbeblQ/g==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: HE1PR04MB3291
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE,
        RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE
        autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

This patch converts the mixel,mipi-dsi-phy binding to
DT schema format using json-schema.

Comparing to the plain text version, the new binding adds
the 'assigned-clocks', 'assigned-clock-parents' and
'assigned-clock-rates' properites, otherwise 'make dtbs_check'
would complain that there are mis-matches.  Also, the new
binding requires the 'power-domains' property since all potential
SoCs that embed this PHY would provide a power domain for it.
The example of the new binding takes reference to the latest
dphy node in imx8mq.dtsi.

Cc: Guido Günther <agx@sigxcpu.org>
Cc: Kishon Vijay Abraham I <kishon@ti.com>
Cc: Vinod Koul <vkoul@kernel.org>
Cc: Rob Herring <robh+dt@kernel.org>
Cc: NXP Linux Team <linux-imx@nxp.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Reviewed-by: Guido Günther <agx@sigxcpu.org>
Signed-off-by: Liu Ying <victor.liu@nxp.com>
---
v7->v8:
* No change.

v6->v7:
* No change.

v5->v6:
* No change.

v4->v5:
* No change.

v3->v4:
* Add Rob's and Guido's R-b tags.

v2->v3:
* Improve the 'clock-names' property by dropping 'items:'.

v1->v2:
* Newly introduced in v2.  (Guido)

 .../bindings/phy/mixel,mipi-dsi-phy.txt       | 29 --------
 .../bindings/phy/mixel,mipi-dsi-phy.yaml      | 72 +++++++++++++++++++
 2 files changed, 72 insertions(+), 29 deletions(-)
 delete mode 100644 Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.txt
 create mode 100644 Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.yaml

diff --git a/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.txt b/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.txt
deleted file mode 100644
index 9b23407233c0..000000000000
--- a/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.txt
+++ /dev/null
@@ -1,29 +0,0 @@
-Mixel DSI PHY for i.MX8
-
-The Mixel MIPI-DSI PHY IP block is e.g. found on i.MX8 platforms (along the
-MIPI-DSI IP from Northwest Logic). It represents the physical layer for the
-electrical signals for DSI.
-
-Required properties:
-- compatible: Must be:
-  - "fsl,imx8mq-mipi-dphy"
-- clocks: Must contain an entry for each entry in clock-names.
-- clock-names: Must contain the following entries:
-  - "phy_ref": phandle and specifier referring to the DPHY ref clock
-- reg: the register range of the PHY controller
-- #phy-cells: number of cells in PHY, as defined in
-  Documentation/devicetree/bindings/phy/phy-bindings.txt
-  this must be <0>
-
-Optional properties:
-- power-domains: phandle to power domain
-
-Example:
-	dphy: dphy@30a0030 {
-		compatible = "fsl,imx8mq-mipi-dphy";
-		clocks = <&clk IMX8MQ_CLK_DSI_PHY_REF>;
-		clock-names = "phy_ref";
-		reg = <0x30a00300 0x100>;
-		power-domains = <&pd_mipi0>;
-		#phy-cells = <0>;
-        };
diff --git a/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.yaml b/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.yaml
new file mode 100644
index 000000000000..c34f2e6d6bd5
--- /dev/null
+++ b/Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.yaml
@@ -0,0 +1,72 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/phy/mixel,mipi-dsi-phy.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Mixel DSI PHY for i.MX8
+
+maintainers:
+  - Guido Günther <agx@sigxcpu.org>
+
+description: |
+  The Mixel MIPI-DSI PHY IP block is e.g. found on i.MX8 platforms (along the
+  MIPI-DSI IP from Northwest Logic). It represents the physical layer for the
+  electrical signals for DSI.
+
+properties:
+  compatible:
+    enum:
+      - fsl,imx8mq-mipi-dphy
+
+  reg:
+    maxItems: 1
+
+  clocks:
+    maxItems: 1
+
+  clock-names:
+    const: phy_ref
+
+  assigned-clocks:
+    maxItems: 1
+
+  assigned-clock-parents:
+    maxItems: 1
+
+  assigned-clock-rates:
+    maxItems: 1
+
+  "#phy-cells":
+    const: 0
+
+  power-domains:
+    maxItems: 1
+
+required:
+  - compatible
+  - reg
+  - clocks
+  - clock-names
+  - assigned-clocks
+  - assigned-clock-parents
+  - assigned-clock-rates
+  - "#phy-cells"
+  - power-domains
+
+additionalProperties: false
+
+examples:
+  - |
+    #include <dt-bindings/clock/imx8mq-clock.h>
+    dphy: dphy@30a0030 {
+        compatible = "fsl,imx8mq-mipi-dphy";
+        reg = <0x30a00300 0x100>;
+        clocks = <&clk IMX8MQ_CLK_DSI_PHY_REF>;
+        clock-names = "phy_ref";
+        assigned-clocks = <&clk IMX8MQ_CLK_DSI_PHY_REF>;
+        assigned-clock-parents = <&clk IMX8MQ_VIDEO_PLL1_OUT>;
+        assigned-clock-rates = <24000000>;
+        #phy-cells = <0>;
+        power-domains = <&pgc_mipi>;
+    };
-- 
2.25.1