Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Liu Ying <victor.liu@nxp.com>
To:     linux-phy@lists.infradead.org, devicetree@vger.kernel.org,
        linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org,
        linux-arm-kernel@lists.infradead.org
Cc:     kishon@ti.com, vkoul@kernel.org, robh+dt@kernel.org,
        krzk+dt@kernel.org, andrzej.hajda@intel.com,
        narmstrong@baylibre.com, robert.foss@linaro.org,
        Laurent.pinchart@ideasonboard.com, jonas@kwiboo.se,
        jernej.skrabec@gmail.com, airlied@linux.ie, daniel@ffwll.ch,
        shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de,
        festevam@gmail.com, linux-imx@nxp.com, agx@sigxcpu.org,
        robert.chiras@nxp.com, martin.kepplinger@puri.sm
Subject: [PATCH resend v8 0/5] phy: phy-fsl-imx8-mipi-dphy: Add i.MX8qxp LVDS PHY mode support
Date:   Tue, 19 Apr 2022 09:08:47 +0800
Message-Id: <20220419010852.452169-1-victor.liu@nxp.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?Z2czMUxzeVNZOTAwd3c2Rm4zOWw2elhWUnZpc1pzWSs4VDJXQmFQZDRabVlk?=
 =?utf-8?B?a0hXeTNlRGNhQ2hJOVNFT2EzbThUL1BFdmxxbUFjeDdOUDUzaVZFcjUvNzJu?=
 =?utf-8?B?R3l0K3RlYVV3THdjR0czN0JSNG8rMi9hd1JCRWNkY1ovMlVzcXpwenVucEF2?=
 =?utf-8?B?eXc1aUNSZm9GZU5ZQ21IR0RmRjRKSENsaTloSVpYVDY1dkdQTm1LalhoZVRx?=
 =?utf-8?B?Ym9ibEk3VUFTOXNoQ2tMQUNBSnV2R0tIbDVFVVdZMHFvTEs4SXNOUkZBNXZx?=
 =?utf-8?B?Q1J5N0FkM2xsTDY4WlhORFJYa3FXVlpvVy9PSlRUWVdOMnB2Yi9yOHJFTTdI?=
 =?utf-8?B?dGpNRzRhWjJiNTQzZFE4SDRaZGJ5MHFLTExjaFluSDlGZzFtOThscTg3eXNX?=
 =?utf-8?B?MG45dHFUUEFmVWxUTk9Xb0U0WVdPL2hPb1djOWtYbzRXNmlhQlBWOU9IZzQw?=
 =?utf-8?B?Sy9DTUdDMW9kR3I1eksrR2szUFN2cU02R1o2c3kyaDA3c1lmNHFGOFkzbXFl?=
 =?utf-8?B?WlZtbGk0UitKdXJZb1A3Q1pQMEFlYm5YbjFOd0g1b3dIb3piejQ4SWM5ZlIz?=
 =?utf-8?B?WDZ6NHY4TXNlOGVtNXptaEcyZnVpdmhKUDFVRmhtQzRmd01Nb2JOTVk2SEd4?=
 =?utf-8?B?aWRkOXZCTmVTSGxqRlpRTm9aYmhUS01FOTdMUFpFRTBvbUR2ekFQem9reTE3?=
 =?utf-8?B?WGZPWEpyUzFLNHZ5YnhrS2ZmSXN6Wk9uUDg4eGtjZU1Dc2hTdW45UVplTk1R?=
 =?utf-8?B?eThOSVVFeFN2TnIydzRvZlVERTVPZkp6SHZWRWJOS3ZNWDVXU05RUzNiVW82?=
 =?utf-8?B?WndVcGQyWkpHVzk1Z1BsTnh4Y3dIdE1QODVqbTQ2aExMTEtRdUFIZ2ZORlRZ?=
 =?utf-8?B?UE1SUUo0TEFZekZONk9pQjVLbHFMT2tra2FvNnpGZ0RZUmgwWlFxbUdZMjlJ?=
 =?utf-8?B?SFBJMXdDZlZ1U081SHFMMXpVV1U2SSt6eU9FY0NSZDJpdkI2clRjRlM0U0pT?=
 =?utf-8?B?NDJHazU4Zk8zMFQ2aTJ3YUhJWXlnWEpSdzNQL1ZxSFhJUnp3RUNJaGZCaGRT?=
 =?utf-8?B?bk5aS3k2Sy9NZHl0bGN2UWlXU2RsRHZYSXNGUFNTdUhOcGpISlk0V21XYVgx?=
 =?utf-8?B?SVdQVm9XaFBKYVlwQ1FRejhHWjZYWkdaa0JkL2JzdUw0UmhRbTBBWVhMMnNE?=
 =?utf-8?B?dHBzQ0ZXVU9BM0dBWEJVYUlDNnM3R0RMOGFtWmtrOWlNS1FEYzJiUm1tS1dI?=
 =?utf-8?B?cFRueVdGVHE0UWUvVVRERDFCUUZnc2JRdWx1UUhhS3IxcmlKbFBSenVTZEo3?=
 =?utf-8?B?L1hLcndKcEFxTFF3Ty9iUUR2RS8vMVlHOC9WTjd4ZlMwRnNITytNY29RbnE3?=
 =?utf-8?B?Vm5CZjlFTG9xVTFDNVhCYUEyZ3A0TTVCRUp5K3FlbFFWa1hXaVNEQWZITFFp?=
 =?utf-8?B?T1N6NVhKYWNYWFFXcHpMdDlodElsdTJzOERReDN6VFVmNUhoMU10TjFpWk5x?=
 =?utf-8?B?YkM1UFU0TXhEd0c5V2t4cXM0OUF5dE81eFpEbnVNc1p0aVpjS0ZEaUxLWFpp?=
 =?utf-8?B?d0FHSGJTTzRtbjk4ekxaUVJlVFMzb1NhNWcvdmlNdy9XMkJzQjVOdXVuRU5t?=
 =?utf-8?B?N0NwOW9UL2k4bmdxVFU1UFN0aTFaelh5SThoN01aM0ZmQWs5V2dXSlZ1bTB3?=
 =?utf-8?B?UXQ2MzNubUFYK0l1NXdaem8rSjFNNFh5eWRQOWlRODU1S0k2b05DS1RIWVRu?=
 =?utf-8?B?VEJJOXByN0dUSVFVTUx3QzQxRXViOFZQWGwzVlU4eGo1Q21BNVB0Z0hJZWM1?=
 =?utf-8?B?NUt4UlY3V3Vnd01qai8xZE5VNXZLSU9jUlQ2VWtLeFprdzRGZkR2VlRCcFNZ?=
 =?utf-8?B?eEpKUDVveGo3VitHQSs0MDRKUFA5YlVXaTdTOXp5RUk3aUdXWVhrMGtwbExQ?=
 =?utf-8?B?RmN1TkF3bUo2RVVhZDNZTHBrekxTODdycFdvenVuaS9jWDNiektvQXdKd2JF?=
 =?utf-8?B?ZklXa3c3ZmV1VjdwdkNoa29vN2p0SXhXODN5TUw2VGsxQkhHY0xzZnVTekFY?=
 =?utf-8?B?bnJkNW1zZmNGcGo2QndMYTBNVXNlODh3cWZpQjBKc1VhQzU5UjNST2JPSldZ?=
 =?utf-8?B?V3ZJbmUyUEFYd1FGMGtzaWVzWEVjcnl6OC82Y1BDSzlvS2lqNEV2Z2dhUEVE?=
 =?utf-8?B?VXhQL1A5YzRXUDl2Ui92RGZDMFRaQ1dHNkRtR0ZqL3pwTnI4OVNrdTJ3VDQ0?=
 =?utf-8?B?THo4b2RzdTdjVTZtdmRVcFFudjVyWUg5cFkzSFA5Y1JTTU91b0J2TXlXVmtp?=
 =?utf-8?B?SE92eTl6MzM1VENCYVFBOFArVnZ6OTRNSW9nM2ZKZG56M3ZnNFZ3QT09?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 7aa87591-fb85-4813-fe76-08da21a0edf9
X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 19 Apr 2022 01:07:10.0226
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: Zwp6fQl1iV6QsEz7pmNksnaUqxkm6kxJ1PLtkNeYZwm7cwQqMEM412rD9LH+dflFf8CZjcPJeegZHOXjnMOd9w==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: HE1PR04MB3291
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE,
        RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE
        autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi,

This is the v8 series to add i.MX8qxp LVDS PHY mode support for the Mixel
PHY in the Freescale i.MX8qxp SoC.

The Mixel PHY is MIPI DPHY + LVDS PHY combo, which can works in either
MIPI DPHY mode or LVDS PHY mode.  The PHY mode is controlled by i.MX8qxp
SCU firmware.  The PHY driver would call a SCU function to configure the
mode.

The PHY driver is already supporting the Mixel MIPI DPHY in i.MX8mq SoC,
where it appears to be a single MIPI DPHY.


Patch 1/5 sets PHY mode in the Northwest Logic MIPI DSI host controller
bridge driver, since i.MX8qxp SoC embeds this controller IP to support
MIPI DSI displays together with the Mixel PHY.

Patch 2/5 allows LVDS PHYs to be configured through the generic PHY functions
and through a custom structure added to the generic PHY configuration union.

Patch 3/5 converts mixel,mipi-dsi-phy plain text dt binding to json-schema.

Patch 4/5 adds dt binding support for the Mixel combo PHY in i.MX8qxp SoC.

Patch 5/5 adds the i.MX8qxp LVDS PHY mode support in the Mixel PHY driver.


Welcome comments, thanks.

v7->v8:
* Trivial kernel doc style fix for patch 2/5 - add '*'.
* Resend with reviewer mail addresses updated for patch 1/5.

v6->v7:
* Update the year of copyright for patch 2/5.
* Better variable explanation for bits_per_lane_and_dclk_cycle in patch 2/5.
* Use marco instead of magic number for CCM and CA values for patch 5/5.
* Suppress 'checkpatch --strict' warnings for patch 5/5.

v5->v6:
* Rebase the series upon v5.17-rc1.
* Set PHY mode in ->mode_set() instead of ->pre_enable() in the nwl-dsi
  bridge driver in patch 1/5 due to the rebase.
* Drop Guido's R-b tag on patch 1/5 due to the rebase.

v4->v5:
* Align kernel-doc style of include/linux/phy/phy-lvds.h to
  include/linux/phy/phy.h for patch 2/5. (Vinod)
* Trivial tweaks on patch 2/5.
* Drop Robert's R-b tag on patch 2/5.

v3->v4:
* Add all R-b tags received from v3 on relevant patches and respin. (Robert)

v2->v3:
* Improve readability of mixel_dphy_set_mode() in the Mixel PHY driver. (Guido)
* Improve the 'clock-names' property in the PHY dt binding.

v1->v2:
* Convert mixel,mipi-dsi-phy plain text dt binding to json-schema. (Guido)
* Print invalid PHY mode in dmesg from the Mixel PHY driver. (Guido)
* Add Guido's R-b tag on the patch for the nwl-dsi drm bridge driver.

Liu Ying (5):
  drm/bridge: nwl-dsi: Set PHY mode in nwl_dsi_mode_set()
  phy: Add LVDS configuration options
  dt-bindings: phy: Convert mixel,mipi-dsi-phy to json-schema
  dt-bindings: phy: mixel: mipi-dsi-phy: Add Mixel combo PHY support for
    i.MX8qxp
  phy: freescale: phy-fsl-imx8-mipi-dphy: Add i.MX8qxp LVDS PHY mode
    support

 .../bindings/phy/mixel,mipi-dsi-phy.txt       |  29 --
 .../bindings/phy/mixel,mipi-dsi-phy.yaml      | 107 +++++++
 drivers/gpu/drm/bridge/nwl-dsi.c              |   6 +
 .../phy/freescale/phy-fsl-imx8-mipi-dphy.c    | 276 +++++++++++++++++-
 include/linux/phy/phy-lvds.h                  |  32 ++
 include/linux/phy/phy.h                       |   4 +
 6 files changed, 414 insertions(+), 40 deletions(-)
 delete mode 100644 Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.txt
 create mode 100644 Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.yaml
 create mode 100644 include/linux/phy/phy-lvds.h

-- 
2.25.1