Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Abel Vesa <abel.vesa@nxp.com>
To:     Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>,
        Ulf Hansson <ulf.hansson@linaro.org>,
        Shawn Guo <shawnguo@kernel.org>,
        Sascha Hauer <s.hauer@pengutronix.de>
Cc:     Pengutronix Kernel Team <kernel@pengutronix.de>,
        Fabio Estevam <fabio.estevam@nxp.com>,
        NXP Linux Team <linux-imx@nxp.com>,
        devicetree@vger.kernel.org,
        Linux Kernel Mailing List <linux-kernel@vger.kernel.org>,
        linux-mmc@vger.kernel.org, <netdev@vger.kernel.org>,
        linux-arm-kernel@lists.infradead.org, Jacky Bai <ping.bai@nxp.com>
Subject: [PATCH v7 03/13] arm64: dts: freescale: Add the imx8dxl connectivity subsys dtsi
Date:   Tue, 19 Apr 2022 14:20:46 +0300
Message-Id: <20220419112056.1808009-4-abel.vesa@nxp.com>
In-Reply-To: <20220419112056.1808009-1-abel.vesa@nxp.com>
References: <20220419112056.1808009-1-abel.vesa@nxp.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?EVL4R/b4MDHXQBZJcxuCjNwC7JbMlylAaaPr+SAxrDu0TGWi6ROQa00S8/hZ?=
 =?us-ascii?Q?nRI3hNO/IKpJmMlOks23Z68riR3EtxbKTOJjJS091OWwPo2UmFSieYSGBUrH?=
 =?us-ascii?Q?ziWajUuiZ5ODyw2m0hVQ6PjKWqLeuRkqv0MwKgAwBLuuatQkkzZYa7mU25cx?=
 =?us-ascii?Q?1havBIUvlbAWUqbgQ2omctbDT3LNSmhnEZf1Pzbc/aZX6v4kCnuqI6YLn8G3?=
 =?us-ascii?Q?wRl1ExTrFWJfNDUEQ+zWGrSW00aQiLpqUN+PVWlmSLIWo/QHymMRCF8YJc0d?=
 =?us-ascii?Q?3aV9+E4AJU0faUpd6fQzcvAhqSbavbd2GOtr4ebmTFIyHUjUrKt5rQARpLg3?=
 =?us-ascii?Q?fs1AmOTz+X0Z3omwBocNEHynC1v1CVtCOJIuTgnpArl3BG2Eve0PhbuWigst?=
 =?us-ascii?Q?umjt38EtK1N5pKOpCGWNa+F3evSuKoORn8V1nj0LwnVokQ2+9GdSt/lQmq48?=
 =?us-ascii?Q?4M6KtUxd++chTmQw4ZF65xaG5YqmyGdeJl8BVzXwl57ZyiQhVZMPYktsBMSc?=
 =?us-ascii?Q?Tu2Yfp9jX5wKuyMFqw8xC3ud48lov1Er9haBgvg3Etkpvk57dvCWTMVB3n/u?=
 =?us-ascii?Q?GJFzdiaZ9JQho84IIF/SFpfP5c53V6ZMcRatxDCGud0RcvAOY8EolaJD/+BP?=
 =?us-ascii?Q?foDibhm+aIwC/4yYxuRRsyhmwj7G6RX2iyIrQAfw5mnZ9sy0D4qjoTjztjty?=
 =?us-ascii?Q?qpuJyc/6ovYOoNFGxoOjnybXJ68S79N8vTGok+KF1CRyDCMXccztf0SYY4qI?=
 =?us-ascii?Q?s1hvUvMHSqPShcYnAueBTXT+dt7/HAlG3w2+TrVUZ6deV35Zg4m84wJh0FZM?=
 =?us-ascii?Q?wdGnlEX9d0EmzfqNGZCX9WSSRMyG33huwvui1SFXlG1HQBR421taizo1lOuS?=
 =?us-ascii?Q?ypCVmR+gpSzoQCuYTULVHR4pa/aLPTUgf5Aq/WirFLXu2a10xGoasbXtN3B1?=
 =?us-ascii?Q?VSH+HKdbz9QZ9m67NFh3UDnJe6LxIsWbMNDWlPFShptIh5s2SnTx3mPXZy9Z?=
 =?us-ascii?Q?TBytQDv6EmTTr5x24alxB8Q1ivhUzFDHC8VeevYMB28kO/Yp6+jTZ5m4sZwk?=
 =?us-ascii?Q?VySjuNiQ6BcBnZh0GLtpO9bZ7pBamtsSjyakBkyEitSqgLXHWvweKYsdlFaR?=
 =?us-ascii?Q?2USXqcf6PIRW2sd4P+zUhe9rveW1EIrzL1ahS/Rwyyp9wODZ9GVUGD2ks2ZF?=
 =?us-ascii?Q?6msecARr8AUa0Ik4RpoOxuTsep63F0u9H9JHqZuhSwwPM75AOVXrpQr56JMf?=
 =?us-ascii?Q?eUW9Fd+8v6WoUqLDH/wXWqqh6b9vqrrEYTPpAL9a5dNeHVpFlzVz7Mr1/Iee?=
 =?us-ascii?Q?Xlu2aHKqrEyhjYz2Y4TbL4GyFNcy2/XyeWTzEje9tLxN0XEvzlxBVxOmfiW0?=
 =?us-ascii?Q?9aBGgrBtv7fRjBuws8ldMFdHiO6Zv6DcXdi7tY8eYSUZnSjo4lv3BiNVPz7t?=
 =?us-ascii?Q?CoeHNf1r8DlrNRYTu9pdbIihcwRgg8vhUSCSrD7Ptb8dgyiCa8LkSMtpMJ0j?=
 =?us-ascii?Q?xKBvPrv2FABvZ+p0YLyl3ohGPDpYP7OCbFLQd+q15CbSwsAv3bzmY4YAuBd8?=
 =?us-ascii?Q?zmboXl9rBiY2xf9J5kjgoZpseJTJ1Z+tglP4VC5/mc88+cCzo3uSBo5gsJHT?=
 =?us-ascii?Q?ZeqlFIqTTU3SwQZNjg0YZHfhrNAxTXwhXBUPu/r+8ZONry3OzTSzMjPhyrQ+?=
 =?us-ascii?Q?AnCEeayDa/U3McFpSenkGXsDkFLrwIdlVJ+k+ZOvjDU1JQpPJSJUvXXxW/3v?=
 =?us-ascii?Q?On4mr1Ymdg=3D=3D?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 4dfea69d-f22c-4600-5f4b-08da21f6ba1e
X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB4688.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 19 Apr 2022 11:21:19.7070
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: j/azTe+X9gR8OEYd+KP2ekwrDn347C3CEN+qLzzWpjHyXMyJo2r+vk2pKEt3tq+O0G2P786TxH/wCI6meItBPg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM9PR04MB7538
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE,
        RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE
        autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

From: Jacky Bai <ping.bai@nxp.com>

On i.MX8DXL, the Connectivity subsystem includes below peripherals:
1x ENET with AVB support, 1x ENET with TSN support, 2x USB OTG,
1x eMMC, 2x SD, 1x NAND.

Signed-off-by: Jacky Bai <ping.bai@nxp.com>
Signed-off-by: Abel Vesa <abel.vesa@nxp.com>
---
 .../boot/dts/freescale/imx8dxl-ss-conn.dtsi   | 134 ++++++++++++++++++
 1 file changed, 134 insertions(+)
 create mode 100644 arch/arm64/boot/dts/freescale/imx8dxl-ss-conn.dtsi

diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-ss-conn.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl-ss-conn.dtsi
new file mode 100644
index 000000000000..e9bfcc2afa02
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8dxl-ss-conn.dtsi
@@ -0,0 +1,134 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2019-2021 NXP
+ */
+
+/delete-node/ &enet1_lpcg;
+/delete-node/ &fec2;
+
+&conn_subsys {
+	conn_enet0_root_clk: clock-conn-enet0-root@0 {
+		compatible = "fixed-clock";
+		reg = <0 0>;
+		#clock-cells = <0>;
+		clock-frequency = <250000000>;
+		clock-output-names = "conn_enet0_root_clk";
+	};
+
+	eqos: ethernet@5b050000 {
+		compatible = "nxp,imx8dxl-dwmac-eqos", "snps,dwmac-5.10a";
+		reg = <0x5b050000 0x10000>;
+		interrupt-parent = <&gic>;
+		interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-names = "eth_wake_irq", "macirq";
+		clocks = <&eqos_lpcg IMX_LPCG_CLK_2>,
+			 <&eqos_lpcg IMX_LPCG_CLK_4>,
+			 <&eqos_lpcg IMX_LPCG_CLK_0>,
+			 <&eqos_lpcg IMX_LPCG_CLK_3>,
+			 <&eqos_lpcg IMX_LPCG_CLK_1>;
+		clock-names = "stmmaceth", "pclk", "ptp_ref", "tx", "mem";
+		assigned-clocks = <&clk IMX_SC_R_ENET_1 IMX_SC_PM_CLK_PER>;
+		assigned-clock-rates = <125000000>;
+		power-domains = <&pd IMX_SC_R_ENET_1>;
+		status = "disabled";
+	};
+
+	usbotg2: usb@5b0e0000 {
+		compatible = "fsl,imx8dxl-usb", "fsl,imx7ulp-usb";
+		reg = <0x5b0e0000 0x200>;
+		interrupt-parent = <&gic>;
+		interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>;
+		fsl,usbphy = <&usbphy2>;
+		fsl,usbmisc = <&usbmisc2 0>;
+		/*
+		 * usbotg1 and usbotg2 share one clock
+		 * scfw disable clock access and keep it always on
+		 * in case other core (M4) use one of these.
+		 */
+		clocks = <&clk_dummy>;
+		ahb-burst-config = <0x0>;
+		tx-burst-size-dword = <0x10>;
+		rx-burst-size-dword = <0x10>;
+		power-domains = <&pd IMX_SC_R_USB_1>;
+		status = "disabled";
+	};
+
+	usbmisc2: usbmisc@5b0e0200 {
+		#index-cells = <1>;
+		compatible = "fsl,imx8dxl-usbmisc", "fsl,imx7ulp-usbmisc";
+		reg = <0x5b0e0200 0x200>;
+	};
+
+	usbphy2: usbphy@5b110000 {
+		compatible = "fsl,imx8dxl-usbphy", "fsl,imx7ulp-usbphy";
+		reg = <0x5b110000 0x1000>;
+		clocks = <&usb2_2_lpcg IMX_LPCG_CLK_7>;
+		status = "disabled";
+	};
+
+	eqos_lpcg: clock-controller@5b240000 {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x5b240000 0x10000>;
+		#clock-cells = <1>;
+		clocks = <&conn_enet0_root_clk>,
+			 <&conn_axi_clk>,
+			 <&conn_axi_clk>,
+			 <&clk IMX_SC_R_ENET_1 IMX_SC_PM_CLK_PER>,
+			 <&conn_ipg_clk>;
+		clock-indices = <IMX_LPCG_CLK_0>,
+				<IMX_LPCG_CLK_2>,
+				<IMX_LPCG_CLK_4>,
+				<IMX_LPCG_CLK_5>,
+				<IMX_LPCG_CLK_6>;
+		clock-output-names = "eqos_ptp",
+				     "eqos_mem_clk",
+				     "eqos_aclk",
+				     "eqos_clk",
+				     "eqos_csr_clk";
+		power-domains = <&pd IMX_SC_R_ENET_1>;
+	};
+
+	usb2_2_lpcg: clock-controller@5b280000 {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x5b280000 0x10000>;
+		#clock-cells = <1>;
+		clock-indices = <IMX_LPCG_CLK_7>;
+		clocks = <&conn_ipg_clk>;
+		clock-output-names = "usboh3_2_phy_ipg_clk";
+	};
+};
+
+&enet0_lpcg {
+	clocks = <&conn_enet0_root_clk>,
+		 <&conn_enet0_root_clk>,
+		 <&conn_axi_clk>,
+		 <&clk IMX_SC_R_ENET_0 IMX_SC_C_TXCLK>,
+		 <&conn_ipg_clk>,
+		 <&conn_ipg_clk>;
+};
+
+&fec1 {
+	compatible = "fsl,imx8dxl-fec", "fsl,imx8qm-fec";
+	interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>;
+	assigned-clocks = <&clk IMX_SC_R_ENET_0 IMX_SC_C_CLKDIV>;
+	assigned-clock-rates = <125000000>;
+};
+
+&usdhc1 {
+	compatible = "fsl,imx8dxl-usdhc", "fsl,imx8qxp-usdhc";
+	interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;
+};
+
+&usdhc2 {
+	compatible = "fsl,imx8dxl-usdhc", "fsl,imx8qxp-usdhc";
+	interrupts = <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>;
+};
+
+&usdhc3 {
+	compatible = "fsl,imx8dxl-usdhc", "fsl,imx8qxp-usdhc";
+	interrupts = <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>;
+};
-- 
2.34.1