Received: by 2002:a05:6a10:6d10:0:0:0:0 with SMTP id gq16csp4708518pxb; Wed, 20 Apr 2022 08:33:55 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyY2ljMHuQP8CQPjPibVC8zNpo8Y8orKCJ27lYiXEJIEtzOpyEqkpBFqB7Rpbum/5a7K52h X-Received: by 2002:a17:90b:1646:b0:1d2:b7e7:366c with SMTP id il6-20020a17090b164600b001d2b7e7366cmr5081474pjb.88.1650468834787; Wed, 20 Apr 2022 08:33:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1650468834; cv=none; d=google.com; s=arc-20160816; b=UYXQCxAI5+X2j+72nqsh2at+rN3+szagblcKDEEV4uCyu3kolNduWMiGiyN54CapFA SOVwb09tmivBQVWTeSILDqqFeKO1rn6bz7EuKOm32Z5Ri80u8nhluoX5iTWbG4qIVbTE bcbQtB1dGghOgRvHCA24ADgJ01X5wCxs9D+G0E+BBNNUj7UIE0ZE8zcbr+ZOdUfkZnMc tTPzvGOQBtlBPsL2zsh21zri0nL6nXO5AFph87Bu5FeSFsKTo7RMmtFgnRb6+qWvXuD8 g/sI/P+1QjRJc744fuNDJmR42WFiO0VB5bTWvHCahIol21FnEBxko8Zor8cY/pGRJJCy fZwA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=QiR4Wg2p9/mM27WLIdgLOtMvXN+tXWDgQ+Te/f+el7k=; b=Mi+uJ27WMYvWPMw0K1M/T21F1ohjp0yNgkEz70BTalycRx1P7YClvDhEF4hbvfqtZD QgwEdT5kG/TpC/JEQRKBoZa/gAvGfs7NS14H4CzktgY39/w0iWRimhC/8hG2Y43UC5pe GFI2yInaK+M6ud7gxQm66c1yHbvCS7RcI1Fy9Nc+tJH5CEZE/NrCnA+3vfSwgE1DljLM D919YeMKDfR0MxmnfZjNbthR7tbL+CvYPP+1pxgZC9Rg7LSRcquQ3Xq4OST1I97j+p69 BecvGM9x7jLKtL28bya6gYmn46XDf/yIOCRx2qRP0wIo6vAERVu9gjwCct8/weGH+fI5 h1Uw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=u4ZiQuPI; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id mi9-20020a17090b4b4900b001ca9792869esi6235632pjb.145.2022.04.20.08.33.37; Wed, 20 Apr 2022 08:33:54 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=u4ZiQuPI; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1353202AbiDSOWV (ORCPT + 99 others); Tue, 19 Apr 2022 10:22:21 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36128 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1353067AbiDSOVt (ORCPT ); Tue, 19 Apr 2022 10:21:49 -0400 Received: from ams.source.kernel.org (ams.source.kernel.org [145.40.68.75]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D058B18E36; Tue, 19 Apr 2022 07:19:04 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ams.source.kernel.org (Postfix) with ESMTPS id 6EB39B819DC; Tue, 19 Apr 2022 14:19:03 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 2B9C0C385AE; Tue, 19 Apr 2022 14:19:02 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1650377942; bh=1Lyc0F69I2lTgc07K8PNXBtgq5ZxZexR0c9/GBl8S6Y=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=u4ZiQuPICESDVDJpxmeYxCVrgPjJWuqeu1IbMITxGFrm76OKezfS+l7Cp6I08SOZt 9BZw/FKXfw4zzLyydFBLiyeKDxVwWQF/pdkolAC1J/q1RnmgWKU0Fgu1eUBKRzOKbG LYdyq9HgL8/J6IVzrweVyZ2qiJgQ3vt3yyHkkmCFkZMI+ChLCWFe3Q7zzKQfi1k50d YgLuGlKW/4p2eCv4yg1ICHa/7BbzXQr6jynTZDDAN/McRikcpvc2IF3JiXhjkWindK MDMQT9HaKfijzdnF1+IvikTPLDYJLTpMoMMBodtV9WHKnkd4PRmTd17VPWKkEXYVXI 6o6/EuE4eCsAA== Received: from sofa.misterjones.org ([185.219.108.64] helo=why.lan) by disco-boy.misterjones.org with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1ngoh1-005MFS-Uo; Tue, 19 Apr 2022 15:19:00 +0100 From: Marc Zyngier To: linux-kernel@vger.kernel.org Cc: Linus Walleij , Bartosz Golaszewski , Thierry Reding , Joey Gouly , Jonathan Hunter , Hector Martin , Sven Peter , Alyssa Rosenzweig , Bjorn Andersson , Andy Gross , Jeffrey Hugo , Thomas Gleixner , Basavaraj Natikar , Shyam Sundar S K , Andy Shevchenko , linux-gpio@vger.kernel.org, linux-tegra@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, kernel-team@android.com Subject: [PATCH v3 05/10] gpio: pl061: Make the irqchip immutable Date: Tue, 19 Apr 2022 15:18:41 +0100 Message-Id: <20220419141846.598305-6-maz@kernel.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220419141846.598305-1-maz@kernel.org> References: <20220419141846.598305-1-maz@kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-SA-Exim-Connect-IP: 185.219.108.64 X-SA-Exim-Rcpt-To: linux-kernel@vger.kernel.org, linus.walleij@linaro.org, brgl@bgdev.pl, thierry.reding@gmail.com, joey.gouly@arm.com, jonathanh@nvidia.com, marcan@marcan.st, sven@svenpeter.dev, alyssa@rosenzweig.io, bjorn.andersson@linaro.org, agross@kernel.org, jeffrey.l.hugo@gmail.com, tglx@linutronix.de, Basavaraj.Natikar@amd.com, Shyam-sundar.S-k@amd.com, andy.shevchenko@gmail.com, linux-gpio@vger.kernel.org, linux-tegra@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, kernel-team@android.com X-SA-Exim-Mail-From: maz@kernel.org X-SA-Exim-Scanned: No (on disco-boy.misterjones.org); SAEximRunCond expanded to false X-Spam-Status: No, score=-7.7 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Prevent gpiolib from messing with the irqchip by advertising the irq_chip structure as immutable, making it const, and adding the various calls that gpiolib relies upon. Reviewed-by: Bartosz Golaszewski Signed-off-by: Marc Zyngier --- drivers/gpio/gpio-pl061.c | 32 +++++++++++++++++++++++--------- 1 file changed, 23 insertions(+), 9 deletions(-) diff --git a/drivers/gpio/gpio-pl061.c b/drivers/gpio/gpio-pl061.c index 4ecab700f23f..6464056cb6ae 100644 --- a/drivers/gpio/gpio-pl061.c +++ b/drivers/gpio/gpio-pl061.c @@ -52,7 +52,6 @@ struct pl061 { void __iomem *base; struct gpio_chip gc; - struct irq_chip irq_chip; int parent_irq; #ifdef CONFIG_PM @@ -241,6 +240,8 @@ static void pl061_irq_mask(struct irq_data *d) gpioie = readb(pl061->base + GPIOIE) & ~mask; writeb(gpioie, pl061->base + GPIOIE); raw_spin_unlock(&pl061->lock); + + gpiochip_disable_irq(gc, d->hwirq); } static void pl061_irq_unmask(struct irq_data *d) @@ -250,6 +251,8 @@ static void pl061_irq_unmask(struct irq_data *d) u8 mask = BIT(irqd_to_hwirq(d) % PL061_GPIO_NR); u8 gpioie; + gpiochip_enable_irq(gc, d->hwirq); + raw_spin_lock(&pl061->lock); gpioie = readb(pl061->base + GPIOIE) | mask; writeb(gpioie, pl061->base + GPIOIE); @@ -283,6 +286,24 @@ static int pl061_irq_set_wake(struct irq_data *d, unsigned int state) return irq_set_irq_wake(pl061->parent_irq, state); } +static void pl061_irq_print_chip(struct irq_data *data, struct seq_file *p) +{ + struct gpio_chip *gc = irq_data_get_irq_chip_data(data); + + seq_printf(p, dev_name(gc->parent)); +} + +static const struct irq_chip pl061_irq_chip = { + .irq_ack = pl061_irq_ack, + .irq_mask = pl061_irq_mask, + .irq_unmask = pl061_irq_unmask, + .irq_set_type = pl061_irq_type, + .irq_set_wake = pl061_irq_set_wake, + .irq_print_chip = pl061_irq_print_chip, + .flags = IRQCHIP_IMMUTABLE, + GPIOCHIP_IRQ_RESOURCE_HELPERS, +}; + static int pl061_probe(struct amba_device *adev, const struct amba_id *id) { struct device *dev = &adev->dev; @@ -315,13 +336,6 @@ static int pl061_probe(struct amba_device *adev, const struct amba_id *id) /* * irq_chip support */ - pl061->irq_chip.name = dev_name(dev); - pl061->irq_chip.irq_ack = pl061_irq_ack; - pl061->irq_chip.irq_mask = pl061_irq_mask; - pl061->irq_chip.irq_unmask = pl061_irq_unmask; - pl061->irq_chip.irq_set_type = pl061_irq_type; - pl061->irq_chip.irq_set_wake = pl061_irq_set_wake; - writeb(0, pl061->base + GPIOIE); /* disable irqs */ irq = adev->irq[0]; if (!irq) @@ -329,7 +343,7 @@ static int pl061_probe(struct amba_device *adev, const struct amba_id *id) pl061->parent_irq = irq; girq = &pl061->gc.irq; - girq->chip = &pl061->irq_chip; + gpio_irq_chip_set_chip(girq, &pl061_irq_chip); girq->parent_handler = pl061_irq_handler; girq->num_parents = 1; girq->parents = devm_kcalloc(dev, 1, sizeof(*girq->parents), -- 2.34.1