Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Message-ID: <7554f8419ec9fd0e29db24bbe996fe012633c2ca.camel@nxp.com>
Subject: Re: [PATCH resend v8 0/5] phy: phy-fsl-imx8-mipi-dphy: Add i.MX8qxp
 LVDS PHY mode support
From:   Liu Ying <victor.liu@nxp.com>
To:     Vinod Koul <vkoul@kernel.org>
Cc:     linux-phy@lists.infradead.org, devicetree@vger.kernel.org,
        linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org,
        linux-arm-kernel@lists.infradead.org, kishon@ti.com,
        robh+dt@kernel.org, krzk+dt@kernel.org, andrzej.hajda@intel.com,
        narmstrong@baylibre.com, robert.foss@linaro.org,
        Laurent.pinchart@ideasonboard.com, jonas@kwiboo.se,
        jernej.skrabec@gmail.com, airlied@linux.ie, daniel@ffwll.ch,
        shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de,
        festevam@gmail.com, linux-imx@nxp.com, agx@sigxcpu.org,
        robert.chiras@nxp.com, martin.kepplinger@puri.sm
Date:   Wed, 20 Apr 2022 18:46:07 +0800
In-Reply-To: <Yl+2hOIcr6CrOv+T@matsya>
References: <20220419010852.452169-1-victor.liu@nxp.com>
         <Yl+2hOIcr6CrOv+T@matsya>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: 7bit
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?RW1YazlHZU5IUUlaa3JiUi9XSVd1RVhqcHkwU1ZpUS84TTFZanA0SDY1VG83?=
 =?utf-8?B?OXg1TTl0Z0VpdDMvWExzbnBpUm1XejMwVFNCMXdqc3VrSkNpQmNUM0s0Rjkx?=
 =?utf-8?B?QmZTVmJjbzRrTXFqSDUvNHBNTnlTRFJjWURpM1NrR1d4WUR3dlZDZHBUV25N?=
 =?utf-8?B?TjBFY3hhSjZNRkMwM21JUDZqMkp2QmMrTzdLSHdyS3VwY2d4bnNLZld1RlRq?=
 =?utf-8?B?VXM0emJ2ZzRyUFBkbEs1RWVmTWxVeEgyUjJUVjVJUlEzYkxZdmhyRmdGd3Bt?=
 =?utf-8?B?UEdtZUJOZkJobHh6cjNpbTg5OHhqVzlGRVFTSU5NY0xZY1JoOEZGU3VFbTdZ?=
 =?utf-8?B?R05PdWVsekJtZmJHQy83M3Z3LytIZWhBSnFOcFg2bCtoUURvTms2NS9GdmhC?=
 =?utf-8?B?K0FZN3lsVE9QOTB6Q0NyZ1QzTkZDL0V4ODdxSDh0MFJlZHg1Y2paUU5rY0NF?=
 =?utf-8?B?NWt1K2c3TEdJMlVkN0l1RXgzNXV1eG1IT3kwQkNWWmd4UVcycFQ2MkNvbDV2?=
 =?utf-8?B?ekhVTDFVaytxdHNiaGtyQzJSM2c2Ry84NU1rcHNDbTI3OUM2eFJhYVR5MzJs?=
 =?utf-8?B?OUd0YmtHanNIMXVCS0k1U2NibG5JSFVMUzBLNmJKclZMWW0wY1llUHJFVUxq?=
 =?utf-8?B?Q0NYekF3bVJjdU9JODZJM290VmczT01RcTcwSk1VeEc5UDlDSGVTeVIzeFlt?=
 =?utf-8?B?TW1xZTRrQTRta1FIUlVVdXU4aVhScDRPMEJWWUdBUU5MeFExbGhuZkJrQXBs?=
 =?utf-8?B?MVAzZHJBMm1KZ3UzMGFrK0ppdWJ4ZldrRkpIczJ1aWc4WUlvMTJTZUJPNG9I?=
 =?utf-8?B?elpVVmF3VXFmamx4OG5LUVk4c2RxNTdVdGMveFA5RmxyVWlrR2VEYmJGeU5W?=
 =?utf-8?B?cndna001R0F6K0E1b2xRakY1TlJ2dmV2N3pmcXpodFlLdjMwTEQyTUlaTWJh?=
 =?utf-8?B?QnUzbzBlNXFZQTh0cnY3Q2hMMTR5YzFPZlhEajAxSDBRY2JUZTlKZGpSZXhK?=
 =?utf-8?B?N2lWbkpYbExYcHp5T3RYWmlvZEhFeit1dVdPWm5Icm1oMXJXeDdyaTRTaEkw?=
 =?utf-8?B?YzVrTzAzdTlVMUNEY3A1TUI1MngzenBLT1VlakV0RTNSVU1OM09BbytTMWhK?=
 =?utf-8?B?RkI5MUIvMVQzMnd0YjlhRmI2UHQyVWhIT0Fkbnh0azBsSnhENENvbzI0aHc0?=
 =?utf-8?B?UXZLTkFsQUEwNDhPdWR0UkIycGFxL3c1Z0NFd2NkRHZXYndOQW1zaXdUT1Nr?=
 =?utf-8?B?VzNtc3Fjb3NLeFVTbDl0eXd6SlhjempnbEZUaTF0WFhBb2NJajR4TWhUbGNM?=
 =?utf-8?B?ZXhkVTVad3hTVWxsRzIxUjFaRFEzdmJyekNueGtaU0xqbDlHRmlucGxOMk1m?=
 =?utf-8?B?OWtmWUZVVi83YmU2Zmx4YW5aTXJKVEtCTS8wOENPWWN4YXpiMkNUQk5WTmxt?=
 =?utf-8?B?dk1nVWh5OTdZSWxHeTRZNWdrWWp1QldHYnZDTlVTMUtxZWFoVU5mcXhVdHg4?=
 =?utf-8?B?d2tJQzMyYmFPUmJaYnBWd3crR3N3UHc4NStBMXh5Q1hmbXpKSU1RekpHR3Bp?=
 =?utf-8?B?VlVPbHFLaFBJNVNZaWtJQkhZWlRsWnNYelM0Smt4Sk8yOU5nS0RPZFhBL0k4?=
 =?utf-8?B?ZzZQdFBBdGc1bzMyMURDWTZyc1VjVlhOM3JlN1dieFY2M1MrR2VNRGYwaHNH?=
 =?utf-8?B?bEFaT2E3dHoycDQ2cFhYRmphUDR4K28vU2dSOVJONUtrdjFCMHhzTndDa3Az?=
 =?utf-8?B?WDZhWnMyZEZ3NlhmWEVqMHdFMUw5ak91ckJhUmRPNWlTSzBkdS9POU9waDFL?=
 =?utf-8?B?YXVQMFdaR0JleDFpN0ZGL3MrdUdDVTRhQWVGZXg1VG9NdXVadTl1YkdXaEdS?=
 =?utf-8?B?VGNyRVZKSzZrU3Q5d3NrLzhsVFFRZ0VWRXJOaWk0S05aVWJ2dlBDcXMwU2k2?=
 =?utf-8?B?VTdPUEs3cFBDR3VCa0xRcHQ4L0crM0hiYjFsQmhicHlWNmllQ25RVG1qVVln?=
 =?utf-8?B?MEFlcmFPdVkrdjNRanNiT0pzWWlOWEdwdUJnTW5EN1lDS1ZPeHhJKzlqRDJw?=
 =?utf-8?B?R1BZSnRtS2wrUno2YjVCQnVXeWVBRWcrNzB0MEJHbHZPdEdTTVk5ZGRtelF0?=
 =?utf-8?B?NmNCV1VINmRiUThKTU9GdGg4ZCtFT3A1Z05kanRRVE8wU2t0SHByZ2FwRmhW?=
 =?utf-8?B?UFB6VHdxR2FOdnZvZGpQMlJRV1NQS0xxaFBZVE5zc2lWdktIUUhjdlRjUTFn?=
 =?utf-8?B?YlZIb1UraytBWDNFMEFwVzdOTlZvR05qaytJNzE1V1l0UkUvbFVCNVltM0hk?=
 =?utf-8?B?USttL0x0bnNKTGhQN3pjRDN1OTFoZlJuY1dwZlNzNlNraEErSk5UUT09?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: bb88d29e-4b8e-40a7-9737-08da22bb01fa
X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 20 Apr 2022 10:46:21.5337
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: lXQDDcLLulXeoY4Du05OcORUdLooM3WvcyFy/wxE1aQls+DV47hzq5raR5tiaRpoltzmhEY/RNinGGmaG6Ymtw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM0PR04MB5841
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE,
        RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS autolearn=ham
        autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On Wed, 2022-04-20 at 13:00 +0530, Vinod Koul wrote:
> On 19-04-22, 09:08, Liu Ying wrote:
> > Hi,
> > 
> > This is the v8 series to add i.MX8qxp LVDS PHY mode support for the
> > Mixel
> > PHY in the Freescale i.MX8qxp SoC.
> > 
> > The Mixel PHY is MIPI DPHY + LVDS PHY combo, which can works in
> > either
> > MIPI DPHY mode or LVDS PHY mode.  The PHY mode is controlled by
> > i.MX8qxp
> > SCU firmware.  The PHY driver would call a SCU function to
> > configure the
> > mode.
> > 
> > The PHY driver is already supporting the Mixel MIPI DPHY in i.MX8mq
> > SoC,
> > where it appears to be a single MIPI DPHY.
> > 
> > 
> > Patch 1/5 sets PHY mode in the Northwest Logic MIPI DSI host
> > controller
> > bridge driver, since i.MX8qxp SoC embeds this controller IP to
> > support
> > MIPI DSI displays together with the Mixel PHY.
> > 
> > Patch 2/5 allows LVDS PHYs to be configured through the generic PHY
> > functions
> > and through a custom structure added to the generic PHY
> > configuration union.
> > 
> > Patch 3/5 converts mixel,mipi-dsi-phy plain text dt binding to
> > json-schema.
> > 
> > Patch 4/5 adds dt binding support for the Mixel combo PHY in
> > i.MX8qxp SoC.
> > 
> > Patch 5/5 adds the i.MX8qxp LVDS PHY mode support in the Mixel PHY
> > driver.
> 
> Applied patch 2-5 to phy-next, thanks

Now that patch 2-5 landed in phy-next, patch 1 is needed to explicitly
set MIPI DPHY mode in the nwl-dsi drm bridge driver, otherwise, i.MX8mq
MIPI DSI display feature will be broken due to the phy mode check added
in patch 5.

I'm assuming patch 1 should go through drm-misc. Robert/drm folks, can
you please pick it up?

Thanks,
Liu Ying