Received: by 2002:a05:6a10:6d10:0:0:0:0 with SMTP id gq16csp864703pxb; Fri, 22 Apr 2022 12:58:22 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwZ19ew7+nfTC6tFrpHnlurcJUB94kWw49G7u1574h6BuK9+SV7YDJ2FBOoz9RGUD6Ehc+j X-Received: by 2002:a17:902:d50c:b0:159:3fa:266 with SMTP id b12-20020a170902d50c00b0015903fa0266mr6253369plg.132.1650657502236; Fri, 22 Apr 2022 12:58:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1650657502; cv=none; d=google.com; s=arc-20160816; b=D+92FnM3J+MyH1JkTHF8ot0cb21uPVJbx3ip++Ino8JJajmyUO3be9NOI8Q5G2PKXB kRaeCC0YDHRSrwO115eONBAsgT82v6hucQuPhwPyzowBHq9glcWDW3VMLmdTjShFGShg AGJ6ALVgaC+IcyscXfnYevvlVuwo/1+MlVW0P8IIMRybSQ5Dqt/zuzngxirhxvgvLyWE aedylS3HVE/UFNryoXoh9+FuMx7ATYuIFmVmN7wV9tx/XHiI8i+KRiPuIKkryf17GF4d jS4uBUyeaC6fwa3w2Ly86yv+IfaccKBFg8ciooz/kv0V+dQVyK5l7oZeaHSOd7h554CJ 683g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=NLFaHznZ3QpnhKvCxP6TxXrc34n4jtPMELAVS9+zmxA=; b=BK5MHQgQzpyz7NvZ04Sc+SqmS8xrZwGpGXiQ6z+hhaatF9OAxASIrs1CdsxvMC8WwU VRT6h03u+dlz2I5doJuIguvmj20VWLOH+gFJ5xUnXEO3FSfHLisE/eVSollEar3QlcQl YndUxtz+a4Tu7tq2YTisRdFPXSv9IgN8z1oFSvEbNdb/6s07gFcJpZHImd/RulzdWfRT 4eVGAiyMJnhp+iA4ykqVYnvtXkQcVsP7MdaDzJ1eSD6W5dOO+/gjk03gXfvVxIyL/yh6 EvxeBovBt8Aq91SRrXMmyzHR2SRWPJZyrN7TxNTIf/vjYhPAvfrFL3l7WceEXyGyFvEL 9amg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=HzWoAJ3v; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [2620:137:e000::1:18]) by mx.google.com with ESMTPS id c5-20020a170902c1c500b00156c083f7f6si4852314plc.567.2022.04.22.12.58.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 22 Apr 2022 12:58:22 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=HzWoAJ3v; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id B21F022840C; Fri, 22 Apr 2022 11:56:43 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1385781AbiDUH1t (ORCPT + 99 others); Thu, 21 Apr 2022 03:27:49 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47970 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1385757AbiDUH1m (ORCPT ); Thu, 21 Apr 2022 03:27:42 -0400 Received: from mga06.intel.com (mga06b.intel.com [134.134.136.31]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id EF5DC10BB; Thu, 21 Apr 2022 00:24:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1650525892; x=1682061892; h=from:to:cc:subject:date:message-id:in-reply-to: references; bh=OC1bR1aHL/6hCtPOV+9KHIXOV6Xbb4YnTDCVqyxUZe0=; b=HzWoAJ3vqVTrBnCdTyH7BqXrOa+UBnTjAWQWyM6rfh4Xd1FlArM2JotV mNypdf+MVQvlAlAuBl6LP5NQiAyGdHtSj5T05NAip/l2MxTSYe4yB+CQk 6oQmTJjFdO7lzrWDbCAMhBKD+72hbq01PwleVyublwymWu5Bh77SeZ16N 91dK9eHYBi51vEooPix9ONhLB149oRdjXNgbCfkP38yV+JwDLvDUweWy3 wF0LxHab4ghLK0xlEzwOZHnj5FpY+Yv+FKxQPlRCAc8BW4I6Nz/lcSsRi f3h/ya9wjd+ELhLoMKqpijdJO6qSbt7GAYySfqvyGC/XOFTaqUBykLzg5 g==; X-IronPort-AV: E=McAfee;i="6400,9594,10323"; a="324709287" X-IronPort-AV: E=Sophos;i="5.90,278,1643702400"; d="scan'208";a="324709287" Received: from orsmga005.jf.intel.com ([10.7.209.41]) by orsmga104.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 21 Apr 2022 00:24:52 -0700 X-IronPort-AV: E=Sophos;i="5.90,278,1643702400"; d="scan'208";a="727860208" Received: from chenyi-pc.sh.intel.com ([10.239.159.73]) by orsmga005-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 21 Apr 2022 00:24:49 -0700 From: Chenyi Qiang To: Paolo Bonzini , Sean Christopherson , Vitaly Kuznetsov , Wanpeng Li , Jim Mattson , Joerg Roedel , Xiaoyao Li Cc: kvm@vger.kernel.org, linux-kernel@vger.kernel.org, Chenyi Qiang Subject: [PATCH v6 1/3] KVM: X86: Save&restore the triple fault request Date: Thu, 21 Apr 2022 15:29:56 +0800 Message-Id: <20220421072958.16375-2-chenyi.qiang@intel.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20220421072958.16375-1-chenyi.qiang@intel.com> References: <20220421072958.16375-1-chenyi.qiang@intel.com> X-Spam-Status: No, score=-2.5 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,RDNS_NONE,SPF_HELO_NONE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org For the triple fault sythesized by KVM, e.g. the RSM path or nested_vmx_abort(), if KVM exits to userspace before the request is serviced, userspace could migrate the VM and lose the triple fault. Add the support to save and restore the triple fault event from userspace. Introduce a new event KVM_VCPUEVENT_VALID_TRIPLE_FAULT in get/set_vcpu_events to track the triple fault request. Note that in the set_vcpu_events path, userspace is able to set/clear the triple fault request through triple_fault_pending field. Signed-off-by: Chenyi Qiang --- Documentation/virt/kvm/api.rst | 7 +++++++ arch/x86/include/uapi/asm/kvm.h | 4 +++- arch/x86/kvm/x86.c | 15 +++++++++++++-- 3 files changed, 23 insertions(+), 3 deletions(-) diff --git a/Documentation/virt/kvm/api.rst b/Documentation/virt/kvm/api.rst index 72183ae628f7..e09ce3cb49c5 100644 --- a/Documentation/virt/kvm/api.rst +++ b/Documentation/virt/kvm/api.rst @@ -1150,6 +1150,9 @@ The following bits are defined in the flags field: fields contain a valid state. This bit will be set whenever KVM_CAP_EXCEPTION_PAYLOAD is enabled. +- KVM_VCPUEVENT_VALID_TRIPLE_FAULT may be set to signal that the + triple_fault_pending field contains a valid state. + ARM64: ^^^^^^ @@ -1245,6 +1248,10 @@ can be set in the flags field to signal that the exception_has_payload, exception_payload, and exception.pending fields contain a valid state and shall be written into the VCPU. +KVM_VCPUEVENT_VALID_TRIPLE_FAULT can be set in flags field to signal that +the triple_fault_pending field contains a valid state and shall be written +into the VCPU. + ARM64: ^^^^^^ diff --git a/arch/x86/include/uapi/asm/kvm.h b/arch/x86/include/uapi/asm/kvm.h index 21614807a2cb..fd083f6337af 100644 --- a/arch/x86/include/uapi/asm/kvm.h +++ b/arch/x86/include/uapi/asm/kvm.h @@ -325,6 +325,7 @@ struct kvm_reinject_control { #define KVM_VCPUEVENT_VALID_SHADOW 0x00000004 #define KVM_VCPUEVENT_VALID_SMM 0x00000008 #define KVM_VCPUEVENT_VALID_PAYLOAD 0x00000010 +#define KVM_VCPUEVENT_VALID_TRIPLE_FAULT 0x00000020 /* Interrupt shadow states */ #define KVM_X86_SHADOW_INT_MOV_SS 0x01 @@ -359,7 +360,8 @@ struct kvm_vcpu_events { __u8 smm_inside_nmi; __u8 latched_init; } smi; - __u8 reserved[27]; + __u8 triple_fault_pending; + __u8 reserved[26]; __u8 exception_has_payload; __u64 exception_payload; }; diff --git a/arch/x86/kvm/x86.c b/arch/x86/kvm/x86.c index ab336f7c82e4..c8b9b0bc42aa 100644 --- a/arch/x86/kvm/x86.c +++ b/arch/x86/kvm/x86.c @@ -4911,9 +4911,12 @@ static void kvm_vcpu_ioctl_x86_get_vcpu_events(struct kvm_vcpu *vcpu, !!(vcpu->arch.hflags & HF_SMM_INSIDE_NMI_MASK); events->smi.latched_init = kvm_lapic_latched_init(vcpu); + events->triple_fault_pending = kvm_test_request(KVM_REQ_TRIPLE_FAULT, vcpu); + events->flags = (KVM_VCPUEVENT_VALID_NMI_PENDING | KVM_VCPUEVENT_VALID_SHADOW - | KVM_VCPUEVENT_VALID_SMM); + | KVM_VCPUEVENT_VALID_SMM + | KVM_VCPUEVENT_VALID_TRIPLE_FAULT); if (vcpu->kvm->arch.exception_payload_enabled) events->flags |= KVM_VCPUEVENT_VALID_PAYLOAD; @@ -4929,7 +4932,8 @@ static int kvm_vcpu_ioctl_x86_set_vcpu_events(struct kvm_vcpu *vcpu, | KVM_VCPUEVENT_VALID_SIPI_VECTOR | KVM_VCPUEVENT_VALID_SHADOW | KVM_VCPUEVENT_VALID_SMM - | KVM_VCPUEVENT_VALID_PAYLOAD)) + | KVM_VCPUEVENT_VALID_PAYLOAD + | KVM_VCPUEVENT_VALID_TRIPLE_FAULT)) return -EINVAL; if (events->flags & KVM_VCPUEVENT_VALID_PAYLOAD) { @@ -5002,6 +5006,13 @@ static int kvm_vcpu_ioctl_x86_set_vcpu_events(struct kvm_vcpu *vcpu, } } + if (events->flags & KVM_VCPUEVENT_VALID_TRIPLE_FAULT) { + if (events->triple_fault_pending) + kvm_make_request(KVM_REQ_TRIPLE_FAULT, vcpu); + else + kvm_clear_request(KVM_REQ_TRIPLE_FAULT, vcpu); + } + kvm_make_request(KVM_REQ_EVENT, vcpu); return 0; -- 2.17.1