Received: by 2002:a05:6a10:6d10:0:0:0:0 with SMTP id gq16csp889928pxb; Fri, 22 Apr 2022 13:32:31 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxCrII5YRskUxAr5r6fR8PMnNzbMLL8GTzZ4RhalJDPEPazOEgdihYZ00A3EIyHSeX3GOQb X-Received: by 2002:a62:170b:0:b0:50a:6901:b633 with SMTP id 11-20020a62170b000000b0050a6901b633mr6828122pfx.34.1650659551072; Fri, 22 Apr 2022 13:32:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1650659551; cv=none; d=google.com; s=arc-20160816; b=Kz01Uzuknm1iTh/L5P+jWX00oTjPOk6lZQG2h+/083CBB7STZKMcc8r2IQ4ofqgwbN lkpUPdzaLPqo9thY7Rgav0RZyDVpab46G5wHAWZiRSzJmv8G3eqoOV56YgJ9mdSJPynB KFjS6ouJJcTZ38/RqgTy0ee/ixBLlzI6c3i8I99fs5KTxYnjaAJNvWqgb86E53aHD+j7 E6C+ROS54/uxgB0Gz+GUwgBL0oTZLABvTWhZB1ki4Cwlhz7rxCjvidrEXKfeamIv+w3G PKaej7utwmJlaBAUjsT66E4/bP6z+/dzRMW8ton9kYlUf7cQYcmMBspLQhUoPASn0Hi5 s4Pw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=x9veanxl5FD3xKQzPGKlMjHYUHPH53PjG4Q3cAyg2Vc=; b=YMm8iDp/dobZ4HaaUMhg4l+PLKyEyfL4dgCDYksWTJuEJlm3tWA0+YXIIHcmlGOpEV vDXqi/nJgmLWDI/VJDhRu83DpiWEfHgIf3tMi916XxCuwrLT6F5u0SQb3L2BKg06AEeP 3F1+PpIHyAYRBiVbjQar7ldgTJ+FvPRUdTR4rJ8YQXOHLtQ5CYR5h0llMh9qDpyyE8L+ kBFCAtiDRWPSATkGmrAmUg4QOktLWzRDCRutxPBMIIJgHf1J7PEtU9vhIZOCL0v/vEO2 3SebcbWGjD4wTxX+KT2MWUkxBIHTyae4XH+d7TDD0Zme0kRsAC809VhxHTwlQ0g6SAMm LlyA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=renesas.com Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [2620:137:e000::1:18]) by mx.google.com with ESMTPS id u4-20020a170902a60400b001590829860dsi8749465plq.400.2022.04.22.13.32.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 22 Apr 2022 13:32:31 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=renesas.com Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id BD49028CCFA; Fri, 22 Apr 2022 12:18:58 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1442397AbiDUWPT (ORCPT + 99 others); Thu, 21 Apr 2022 18:15:19 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56588 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1442407AbiDUWPQ (ORCPT ); Thu, 21 Apr 2022 18:15:16 -0400 Received: from relmlie5.idc.renesas.com (relmlor1.renesas.com [210.160.252.171]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 556474EDD4; Thu, 21 Apr 2022 15:12:24 -0700 (PDT) X-IronPort-AV: E=Sophos;i="5.90,279,1643641200"; d="scan'208";a="117607401" Received: from unknown (HELO relmlir5.idc.renesas.com) ([10.200.68.151]) by relmlie5.idc.renesas.com with ESMTP; 22 Apr 2022 07:12:24 +0900 Received: from localhost.localdomain (unknown [10.226.36.204]) by relmlir5.idc.renesas.com (Postfix) with ESMTP id 8A819400967A; Fri, 22 Apr 2022 07:12:20 +0900 (JST) From: Lad Prabhakar To: Marc Zyngier , Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Philipp Zabel , devicetree@vger.kernel.org Cc: Geert Uytterhoeven , linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Prabhakar , Biju Das , Lad Prabhakar Subject: [PATCH 1/2] dt-bindings: interrupt-controller: Add Renesas RZ/G2L Interrupt Controller Date: Thu, 21 Apr 2022 23:11:58 +0100 Message-Id: <20220421221159.31729-2-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20220421221159.31729-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20220421221159.31729-1-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,RDNS_NONE, SPF_HELO_NONE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add DT bindings for the Renesas RZ/G2L Interrupt Controller. Signed-off-by: Lad Prabhakar --- .../renesas,rzg2l-irqc.yaml | 131 ++++++++++++++++++ 1 file changed, 131 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/renesas,rzg2l-irqc.yaml diff --git a/Documentation/devicetree/bindings/interrupt-controller/renesas,rzg2l-irqc.yaml b/Documentation/devicetree/bindings/interrupt-controller/renesas,rzg2l-irqc.yaml new file mode 100644 index 000000000000..5f2e1dd1d42a --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/renesas,rzg2l-irqc.yaml @@ -0,0 +1,131 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/interrupt-controller/renesas,rzg2l-irqc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Renesas RZ/G2L (and alike SoC's) Interrupt Controller (IA55) + +maintainers: + - Lad Prabhakar + - Geert Uytterhoeven + +description: | + IA55 performs various interrupt controls including synchronization for the external + interrupts of NMI, IRQ, and GPIOINT and the interrupts of the built-in peripheral + interrupts output by each IP. And it notifies the interrupt to the GIC + - IRQ sense select for 8 external interrupts, mapped to 8 GIC SPI interrupts + - GPIO pins used as external interrupt input pins, mapped to 32 GIC SPI interrupts + - NMI edge select (NMI is not treated as NMI exception and supports fall edge and + stand-up edge detection interrupts) + +allOf: + - $ref: /schemas/interrupt-controller.yaml# + +properties: + compatible: + items: + - enum: + - renesas,r9a07g044-irqc # RZ/G2L + - const: renesas,rzg2l-irqc + + '#interrupt-cells': + const: 2 + + '#address-cells': + const: 0 + + interrupt-controller: true + + reg: + maxItems: 1 + + interrupts: + maxItems: 41 + + clocks: + maxItems: 2 + + clock-names: + items: + - const: clk + - const: pclk + + power-domains: + maxItems: 1 + + resets: + maxItems: 1 + +required: + - compatible + - '#interrupt-cells' + - '#address-cells' + - interrupt-controller + - reg + - interrupts + - clocks + - clock-names + - power-domains + - resets + +unevaluatedProperties: false + +examples: + - | + #include + #include + + irqc: interrupt-controller@110a0000 { + compatible = "renesas,r9a07g044-irqc", "renesas,rzg2l-irqc"; + reg = <0x110a0000 0x10000>; + #interrupt-cells = <2>; + #address-cells = <0>; + interrupt-controller; + interrupts = , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + clocks = <&cpg CPG_MOD R9A07G044_IA55_CLK>, + <&cpg CPG_MOD R9A07G044_IA55_PCLK>; + clock-names = "clk", "pclk"; + power-domains = <&cpg>; + resets = <&cpg R9A07G044_IA55_RESETN>; + }; -- 2.17.1